A novel low-energy CNFET-based full adder cell using pass-transistor logic

被引：0
|
作者：
Mehrabani, Yavar Safaei [1 ]
Mirzaee, Reza Faghih [2 ]
Eshghi, Mohammad [3 ]
机构：
[1] Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran
[2] Department of Computer Engineering, Shahr-e-Qods Branch, Islamic Azad University, Tehran, Iran
[3] Faculty of Electrical and Computer Engineering, Shahid Beheshti University, G.C., Tehran, Iran
来源：
International Journal of High Performance Systems Architecture | 2015年 / 5卷 / 04期
关键词：
Compendex;
D O I：
10.1504/IJHPSA.2015.072846
中图分类号：
学科分类号：
摘要：
Carbon nanotube field effect transistors
引用
收藏
页码：193 / 201
相关论文
共 50 条
  • [21] CNFET-Based Design of Energy-Efficient Symmetric Three-Input XOR and Full Adder Circuits
    Shima Mehrabi
    Reza Faghih Mirzaee
    Mohammad Hossein Moaiyeri
    Keivan Navi
    Omid Hashemipour
    Arabian Journal for Science and Engineering, 2013, 38 : 3367 - 3382
  • [22] AN IMPLEMENTATION OF 1-BIT LOW POWER FULL ADDER BASED ON MULTIPLEXER AND PASS TRANSISTOR LOGIC
    Parihar, Rajesh
    Tiwari, Nidhi
    Mandloi, Aditya
    Kumar, Binod
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [23] A CNFET-based hybrid multi-threshold 1-bit full adder design for energy efficient low power applications
    Maleknejad, Mojtaba
    Mohammadi, Somayyeh
    Navi, Keivan
    Naji, Hamid Reza
    Hosseinzadeh, Mehdi
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (10) : 1753 - 1768
  • [24] High-performance multiplexer-based logic synthesis using pass-transistor logic
    Hsiao, SF
    Yeh, JS
    Chen, DY
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 325 - 328
  • [25] Low power logic design using push-pull pass-transistor logics
    Paik, WH
    Ki, HJ
    Kim, SW
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (05) : 467 - 478
  • [26] CNFET-based design of efficient ternary half adder and 1-trit multiplier circuits using dynamic logic
    Sardroudi, Farzin Mahboob
    Habibi, Mehdi
    Moaiyeri, Mohammad Hossein
    MICROELECTRONICS JOURNAL, 2021, 113
  • [27] Novel low-voltage silicon-on-insulator (SOI) CMOS complementary pass-transistor logic (CPL) circuit using asymmetrical dynamic threshold pass-transistor (ADTPT) technique
    Wang, BT
    Kuo, JB
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 694 - 697
  • [28] High-performance multiplexer-based logic synthesis using pass-transistor logic
    Hsiao, SF
    Yeh, JS
    Chen, DY
    VLSI DESIGN, 2002, 15 (01) : 417 - 426
  • [29] 64-bit low threshold voltage high-speed conditional carry adder by complementary pass-transistor logic
    Cheng, KH
    Cheng, SW
    Liao, CY
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 233 - 236
  • [30] Design of FinFET-based Energy Efficient Pass-Transistor Adiabatic Logic for ultra-low power applications
    Bhuvana, B. P.
    Bhaaskaran, V. S. Kanchana
    MICROELECTRONICS JOURNAL, 2019, 92
12345