Advanced gate dielectric development for VLSI technology

被引:0
|
作者
Spansion, 915 DeGuigne Dr., Sunnyvale, CA 94088, United States [1 ]
机构
来源
Mater Sci Forum | 2008年 / 133-146期
关键词
D O I
10.4028/www.scientific.net/msf.573-574.133
中图分类号
学科分类号
摘要
引用
收藏
页码:133 / 146
相关论文
共 50 条
  • [21] SIMS depth profiling of advanced gate dielectric materials
    Bennett, J
    Gondran, C
    Sparks, C
    Hung, PY
    Hou, A
    APPLIED SURFACE SCIENCE, 2003, 203 : 409 - 413
  • [22] Novel HfSiON gate dielectric for advanced CMOS devices
    Colombo, L
    Visokay, MR
    Chambers, JJ
    Rotondaro, ALP
    Shanware, A
    Bevan, MJ
    Bu, H
    Tsung, L
    RAPID THERMAL AND OTHER SHORT-TIME PROCESSING TECHNOLOGIES III, PROCEEDINGS, 2002, 2002 (11): : 199 - 205
  • [23] Impact of gate process technology on EOT of HfO2 gate dielectric
    Ha, D
    Lu, Q
    Takeuchi, H
    King, TJ
    Onishi, K
    Kim, YH
    Lee, JC
    COMOS FRONT-END MATERIALS AND PROCESS TECHNOLOGY, 2003, 765 : 41 - 45
  • [24] A Systematic Study of Gate Dielectric TDDB in FinFET Technology
    Kim, Hyunjin
    Jin, Minjung
    Sagong, Hyunchul
    Kim, Jinju
    Jung, Ukjin
    Choi, Minhyuck
    Park, Junekyun
    Shin, Sangchul
    Pae, Sangwoo
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [25] Electrical properties of CeOx/La2O3 stack as a gate dielectric for advanced MOSFET technology
    Kouda, Miyuki
    Tachi, Kiichi
    Kakshima, Kuniyuki
    Ahmet, Parhat
    Tsutsui, Kazuo
    Sugii, Nobuyuki
    Chandorkar, A. N.
    Hattori, Takeo
    Iwai, Hiroshi
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 6, 2008, 16 (05): : 153 - +
  • [27] Interface formation and thermal stability of advanced metal gate and ultrathin gate dielectric layers
    Journal of Vacuum Science & Technology B: Microelectronics Processing and Phenomena, 1998, 16 (04):
  • [28] Interface formation and thermal stability of advanced metal gate and ultrathin gate dielectric layers
    Claflin, B
    Lucovsky, G
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1998, 16 (04): : 2154 - 2158
  • [29] Dual-metal gate CMOS technology with ultrathin silicon nitride gate dielectric
    Yeo, YC
    Lu, Q
    Ranade, P
    Takeuchi, H
    Yang, KJ
    Polishchuk, I
    King, TJ
    Hu, C
    Song, SC
    Luan, HF
    Kwong, DL
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (05) : 227 - 229