共 50 条
- [31] Turbo Product Code Decoder Without Interleaving Resource: From Parallelism Exploration to High Efficiency Architecture JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 64 (01): : 17 - 29
- [32] Turbo Product Code Decoder Without Interleaving Resource: From Parallelism Exploration to High Efficiency Architecture Journal of Signal Processing Systems, 2011, 64 : 17 - 29
- [33] Architectural support for exploitation of fine-grain parallelism EXPLOITATION OF FINE-GRAIN PARALLELISM, 1995, 942 : 32 - 37
- [34] NanosCompiler:: supporting flexible multilevel parallelism exploitation in OpenMP CONCURRENCY-PRACTICE AND EXPERIENCE, 2000, 12 (12): : 1205 - 1218
- [36] Automatic parallelism exploitation for FPL-based accelerators PROCEEDINGS OF THE THIRTY-FIRST HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOL VII: SOFTWARE TECHNOLOGY TRACK, 1998, : 169 - 178
- [37] EMPLOYING REGISTER CHANNELS FOR THE EXPLOITATION OF INSTRUCTION LEVEL PARALLELISM SIGPLAN NOTICES, 1990, 25 (03): : 118 - 127
- [38] Automatic exploitation of dual level parallelism on a network of multiprocessors PROCEEDINGS OF THE FIFTH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING, 1996, : 616 - 625
- [39] Interaction between sub-word parallelism exploitation and low power code transformations for VLIW multi-media processors IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 52 - 60
- [40] THE EXPLOITATION OF UNCONVENTIONAL HYDROCARBONS USING HYDRAULIC FRACTURING REVISTA GENERAL DE DERECHO ADMINISTRATIVO, 2014, (37):