Generating Optimized Code for Parallelism Exploitation to an Unconventional Architecture

被引:1
|
作者
Vieira Do Couto J. [1 ]
Roberto Fernandes De Araujo S. [1 ]
机构
[1] Vieira Do Couto, Juliene
[2] Roberto Fernandes De Araujo, Silvio
来源
| 1967年 / IEEE Computer Society卷 / 15期
关键词
Compiler; Generating Optimized Code; IPNoSys; Levels of Optimization; Optimization;
D O I
10.1109/TLA.2017.8071242
中图分类号
学科分类号
摘要
Along the years, the complexity of processors has increased and with it the demand grows for generating optimized code for them. Therefore, changes in the program, keeping the semantics of the original code and presenting a better performance, known as optimizations are required. The use of non-conventional architectures may be an option for increased performance, as the IPNoSys processor. This processor presents a computer model driven packages which is reflected in its programming model. The objective of this paper is develop the code optimization step in IPNoSys compiler, considering features not explored it, as the parallelism, and even improving your generated code. The optimization modulo offers three levels of optimization. In order to obtain the results a comparison of execution time and memory required of codes generated in the three levels of optimization was performed. The great level optimization reduced at least triple the execution time comparing to no optimized code. Also it was possible reduced the size code by the half in other optimization level. © 2017 IEEE.
引用
收藏
页码:1967 / 1976
页数:9
相关论文
共 50 条
  • [21] A framework for orthogonal data and control parallelism exploitation
    Campa, S
    Danelutto, M
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2004, PT 2, 2004, 3044 : 206 - 215
  • [22] Systematic exploitation of parallelism in spatial interactions models
    Essah, W
    Davy, JR
    Openshaw, S
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 620 - 628
  • [23] The evolution of DSP architectures: Towards parallelism exploitation
    Sernec, R
    Zajc, M
    Tasic, J
    MELECON 2000: INFORMATION TECHNOLOGY AND ELECTROTECHNOLOGY FOR THE MEDITERRANEAN COUNTRIES, VOLS 1-3, PROCEEDINGS, 2000, : 782 - 785
  • [24] Unconventional oil resources exploitation: A review
    Vilamova, Sarka
    Piecha, Marian
    Pavelek, Zdenek
    ACTA MONTANISTICA SLOVACA, 2016, 21 (03) : 247 - 257
  • [25] UNCONVENTIONAL OILS IN INDIA - POTENTIAL AND EXPLOITATION
    ACHAYA, KT
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 1988, 195 : 47 - AGFD
  • [26] Environmental Aspects of Unconventional Oil Exploitation
    Uliasz-Misiak, Barbara
    ROCZNIK OCHRONA SRODOWISKA, 2016, 18 : 716 - 729
  • [27] Run-time bytecode specialization - A portable approach to generating optimized specialized code
    Masuhara, H
    Yonezawa, A
    PROGRAMS AS DATA OBJECTS, PROCEEDINGS, 2001, 2053 : 138 - 154
  • [28] A Neural Architecture for Generating Natural Language Descriptions from Source Code Changes
    Loyola, Pablo
    Marrese-Taylor, Edison
    Matsuo, Yutaka
    PROCEEDINGS OF THE 55TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (ACL 2017), VOL 2, 2017, : 287 - 292
  • [29] A Scalable Architecture for Ordered Parallelism
    Jeffrey, Mark C.
    Subramanian, Suvinay
    Yan, Cong
    Emer, Joel
    Sanchez, Daniel
    PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), 2015, : 228 - 241
  • [30] Code transformations to improve memory parallelism
    Pai, VS
    Adve, S
    32ND ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, (MICRO-32), PROCEEDINGS, 1999, : 147 - 155