Generating Optimized Code for Parallelism Exploitation to an Unconventional Architecture

被引:1
|
作者
Vieira Do Couto J. [1 ]
Roberto Fernandes De Araujo S. [1 ]
机构
[1] Vieira Do Couto, Juliene
[2] Roberto Fernandes De Araujo, Silvio
来源
| 1967年 / IEEE Computer Society卷 / 15期
关键词
Compiler; Generating Optimized Code; IPNoSys; Levels of Optimization; Optimization;
D O I
10.1109/TLA.2017.8071242
中图分类号
学科分类号
摘要
Along the years, the complexity of processors has increased and with it the demand grows for generating optimized code for them. Therefore, changes in the program, keeping the semantics of the original code and presenting a better performance, known as optimizations are required. The use of non-conventional architectures may be an option for increased performance, as the IPNoSys processor. This processor presents a computer model driven packages which is reflected in its programming model. The objective of this paper is develop the code optimization step in IPNoSys compiler, considering features not explored it, as the parallelism, and even improving your generated code. The optimization modulo offers three levels of optimization. In order to obtain the results a comparison of execution time and memory required of codes generated in the three levels of optimization was performed. The great level optimization reduced at least triple the execution time comparing to no optimized code. Also it was possible reduced the size code by the half in other optimization level. © 2017 IEEE.
引用
收藏
页码:1967 / 1976
页数:9
相关论文
共 50 条
  • [1] Generating Optimized Code for Parallelism Exploitation to an Unconventional Architecture
    Couto, J. V.
    Fernandes, S. R.
    IEEE LATIN AMERICA TRANSACTIONS, 2017, 15 (10) : 1967 - 1976
  • [2] Generating self-scheduling code for nonloop parallelism
    Beckmann, CJ
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1996, 39 (02) : 126 - 145
  • [3] Generating Self-Scheduling Code for Nonloop Parallelism
    Journal of Parallel and Distributed Computing, 39 (02):
  • [4] Generating optimized code from SCR specifications
    Rothamel, Tom
    Liu, Yanhong A.
    Heitmeyer, Constance L.
    Leonard, Elizabeth I.
    ACM SIGPLAN NOTICES, 2006, 41 (07) : 135 - 144
  • [6] A Hierarchical Specialization Approach for Generating Optimized Sorting Code
    Minhaj Ahmad Khan
    Arabian Journal for Science and Engineering, 2014, 39 : 7039 - 7048
  • [7] OMPEGAS: Optimized Relativistic Code for Multicore Architecture
    Akimova, Elena N.
    Misilov, Vladimir E.
    Kulikov, Igor M.
    Chernykh, Igor G.
    MATHEMATICS, 2022, 10 (14)
  • [8] Parallelism exploitation in superscalar multiprocessing
    Lu, NP
    Chung, CP
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (04): : 255 - 264
  • [9] Optimized Layer Architecture for Layered LDPC Code Decoder
    Ma, Longyu
    Sham, Chiu Wing
    2018 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2018, : 287 - 291
  • [10] Parallelism Optimized Architecture on FPGA for Real-Time Traffic Light Detection
    Wu, Xue-Hua
    Hu, Renjie
    Bao, Yu-Qing
    IEEE ACCESS, 2019, 7 : 178167 - 178176