Fabrication of high speed 51-stage CMOS/SOI ring oscillators

被引：0

作者：

Xi, Xumei ^{[1
]}

Zhang, Xing ^{[1
]}

Ni, Weihua ^{[1
]}

Yan, Guizhen ^{[1
]}

Wang, Yangyuan ^{[1
]}

机构：

[1] Peking Univ, Beijing, China

来源：

Tien Tzu Hsueh Pao/Acta Electronica Sinica | 2000年 / 28卷 / 05期

关键词：

Crystal oscillators - MOSFET devices - Silicon on insulator technology;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

CMOS/SOI devices as well as 51-stage ring oscillators with channel design length of 1 μm are fabricated using 4 inch SIMOX wafers. SOI MOSFETs show high saturated current while still remaining the cut-off current very low. Unloaded 51-stage ring oscillators reported here have very good speed performance. Under 5 V supply voltage, the delay per stage reaches 92 ps. These results are attributed to excellent short-channel characteristics as well as low parasitic performance in CMOS/SOI, which verifies that there is significant room for continued performance improvement in scaled CMOS/SOI.

引用

页码：44 / 46

共 50 条

[1] Fabrication and characterization of high-speed SOI MOS devices and ring oscillators
Huang, Ru
Zhang, Xing
Sun, Sheng
Wang, Yangyuan
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2000, 21 (06): : 591 - 596
[2] High-Speed CMOS Ring Oscillators with Low Supply Sensitivity
Gui, Xiaoyan
Green, Michael M.
IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
[3] Process Compensation Loops for High Speed Ring Oscillators in Sub-Micron CMOS
Zhang, Xuan
Mukadam, Mustansir Y.
Mukhopadhyay, Ishita
Apsel, Alyssa B.
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2011, 1 (01) : 59 - 70
[4] Schematic-Topological Modeling of the SOI CMOS Ring Oscillators for Sensor Microsystems on Chip
Kotyk, M., V
Dovgyi, V. V.
Kogut, I. T.
Holota, V., I
PHYSICS AND CHEMISTRY OF SOLID STATE, 2018, 19 (04): : 358 - 362
[5] Effects of random jitter on high-speed CMOS oscillators
Chen, YQ
Koneru, S
Lee, E
Geiger, R
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 176 - 180
[6] High-Speed Graphene Interconnects Monolithically Integrated with CMOS Ring Oscillators Operating at 1.3GHz
Chen, Xiangyu
Lee, Kyeong-Jae
Akinwande, Deji
Close, Gael F.
Yasuda, Shinichi
Paul, Bipul
Fujita, Shinobu
Kong, Jing
Wong, H-S. Philip
2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 543 - +
[7] Strained-SOI technology for high-speed CMOS operation
Mizuno, T.
Sugiyama, N.
Tezuka, T.
Moriyama, Y.
Nakaharai, S.
Maeda, T.
Takagi, S.
2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 137 - +
[8] SOI/CMOS circuit design for high-speed communication LSIs
Ueda, K
Wada, Y
Hirota, T
Maeda, S
Mashiko, K
Hamano, H
IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (07) : 886 - 892
[9] STUDY OF THE OPERATION SPEED OF HALF-MICRON DESIGN RULE CMOS RING OSCILLATORS
YOSHIMI, M
TSUCHIYA, K
IWASE, M
TAKAHASHI, M
NISHIMURA, E
SUZUKI, T
KATO, Y
ELECTRONICS LETTERS, 1988, 24 (03) : 146 - 147
[10] HIGH SPEED OPERATION OF SOI PIN PHOTODIODES FABRICATED BY CMOS COMPATIBLE PROCESS
Maruyama, Takeo
Maekita, Kazuaki
Li, Gen
Iiyama, Koichi
2014 OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE AND AUSTRALIAN CONFERENCE ON OPTICAL FIBRE TECHNOLOGY (OECC/ACOFT 2014), 2014, : 506 - 508

← 1 2 3 4 5 →