共 50 条
- [41] An Optimization Mechanism Intended for Two-Level Cache Hierarchy to Improve Energy and Performance using the NSGAII Algorithm 20TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2008, : 19 - 26
- [42] New Two-Level L1 Data Cache Bypassing Technique for High Performance GPUs JOURNAL OF INFORMATION PROCESSING SYSTEMS, 2021, 17 (01): : 51 - 62
- [43] Energy Evaluation for Two-level On-chip Cache with Non-Volatile Memory on Mobile Processors 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
- [44] CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache 2014 47TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2014, : 1 - 12
- [45] An Adaptive Victim Cache Scheme 2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
- [46] A Cache Management Scheme for Efficient Content Eviction and Replication in Cache Networks IEEE ACCESS, 2017, 5 : 1692 - 1701
- [47] A new prefetch cache scheme GLOBECOM '00: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1- 3, 2000, : 350 - 355
- [48] A new cache directory scheme SECOND INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN '96), PROCEEDINGS, 1996, : 466 - 472
- [50] Combative Cache Efficacy Techniques: Cache Replacement in the Context of Independent Prefetching in Last Level Cache 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 423 - 426