Cache Coordination Scheme Based on Two-level Cache

被引：0
|
作者：
Liu, Jia-Qi [1 ,2 ]
Zhang, Ya-Wen [1 ,2 ]
Zhang, Han-Wen [1 ,2 ]
Meng, Xu-Ying [1 ,2 ]
Zhou, Ji-Hua [3 ]
Zhang, Yu-Jun [1 ,2 ]
机构：
[1] Institute of Computing Technology, Chinese Academy of Sciences, Beijing,100190, China
[2] University of Chinese Academy of Sciences, Beijing,100190, China
[3] Jinmei Communication, Chongqing,400030, China
来源：
Ruan Jian Xue Bao/Journal of Software | 2021年 / 32卷 / 09期
基金：
中国国家自然科学基金;
关键词：
Computer software;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2963 / 2976
相关论文
共 50 条
  • [31] A NOVEL CACHE MAPPING SCHEME FOR DYNAMIC SET-BASED CACHE PARTITIONING
    Lee, Tsung
    Tsou, Hsiang-Hua
    2009 IEEE YOUTH CONFERENCE ON INFORMATION, COMPUTING AND TELECOMMUNICATION, PROCEEDINGS, 2009, : 459 - 462
  • [32] Popularity Based Cache Management Scheme for RAID which uses an SSD as a Cache
    Lee, Dongkyu
    Koh, Kern
    ICCIT: 2009 FOURTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND CONVERGENCE INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2009, : 913 - 915
  • [33] Two-Level Popularity-Oriented Cache Replacement Policy for Video Delivery over CCN
    Li, Haipeng
    Nakazato, Hidenori
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2016, E99B (12) : 2532 - 2540
  • [34] Tuning mechanism for two-level cache hierarchy intended for instruction caches and low energy consumption
    Silva Filho, Abel Guilhermino
    Viana, Pablo
    Barros, Edna
    Lima, Manoel Eusebio
    SBAC-OAD 2006: 18TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, 2006, : 125 - +
  • [35] An intelligent mechanism to explore a two-level cache hierarchy considering energy consumption and time performance
    Silva-Filho, Abel G.
    Bastos-Filho, Carmelo J. A.
    Lima, Ricardo M. F.
    Falcao, Davi M. A.
    Cordeiro, Filipe R.
    Lima, Marilia P.
    19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2007, : 177 - 184
  • [36] A Single Cycle Accessible Two-Level Cache Architecture for Reducing the Energy Consumption of Embedded Systems
    Yamaguchi, Seiichiro
    Ishihara, Tohru
    Yasuura, Hiroto
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 188 - +
  • [37] A perceptron-based replication scheme for managing the shared last level cache
    Wu, Qianqian
    Ji, Zhenzhou
    MICROPROCESSORS AND MICROSYSTEMS, 2021, 85
  • [38] Two Cooperative Partitions for the Lase Level Cache
    Yu, Baozhong
    Qu, Zening
    Ma, Jianlang
    Chen, Tianzhou
    CEIS 2011, 2011, 15
  • [39] A TIMESTAMP-BASED CACHE COHERENCE SCHEME
    MIN, SL
    BAER, JL
    PROCEEDINGS OF THE 1989 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL 1: ARCHITECTURE, 1989, : I23 - I32
  • [40] A sample-based cache mapping scheme
    Xu, R
    Li, ZY
    ACM SIGPLAN NOTICES, 2005, 40 (07) : 166 - 174
12345