Design and analysis of double-gate junctionless vertical TFET for gas sensing applications

被引:0
|
作者
Singh, Sonal [1 ]
Khosla, Mamta [1 ]
Wadhwa, Girish [1 ]
Raj, Balwinder [1 ]
机构
[1] Nanoelectronics Research Lab, Department of Electronics and Communication Engineering, NIT Jalandhar, Jalandhar, India
来源
关键词
D O I
暂无
中图分类号
学科分类号
摘要
25
引用
收藏
相关论文
共 50 条
  • [31] Analysis of ONOFIC Technique Using SiGe Heterojunction Double Gate Vertical TFET for Low Power Applications
    Shailendra Singh
    Balwinder Raj
    Silicon, 2021, 13 : 2115 - 2124
  • [32] Compact core model for Symmetric Double-Gate Junctionless Transistors
    Cerdeira, A.
    Avila, F.
    Iniguez, B.
    de Souza, M.
    Pavanello, M. A.
    Estrada, M.
    SOLID-STATE ELECTRONICS, 2014, 94 : 91 - 97
  • [33] Analysis of ONOFIC Technique Using SiGe Heterojunction Double Gate Vertical TFET for Low Power Applications
    Singh, Shailendra
    Raj, Balwinder
    SILICON, 2021, 13 (07) : 2115 - 2124
  • [34] Performance Analysis of a Double-Gate Junctionless Transistor with Varied Doping and Gate Underlap using Device Simulator
    Nasir, Nurul Nasirah Afiqah
    Othman, Noraini
    Sabki, Syarifah Norfaezah
    Abd Rahim, Alhan Farhanah
    2021 IEEE INTERNATIONAL CONFERENCE ON SENSORS AND NANOTECHNOLOGY (SENNANO), 2021, : 62 - 65
  • [35] Design and simulation of 50 nm vertical double-gate MOSFET (VDGM)
    Saad, Ismail
    Ismail, Razali
    2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : 549 - +
  • [36] Uncoupled mode space approach for analysis of nanoscale strained junctionless double-gate MOSFET
    Hosseini, Reza
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (03) : 787 - 794
  • [37] Uncoupled mode space approach for analysis of nanoscale strained junctionless double-gate MOSFET
    Reza Hosseini
    Journal of Computational Electronics, 2016, 15 : 787 - 794
  • [38] Investigation of N + SiGe juntionless vertical TFET with gate stack for gas sensing application
    Shailendra Singh
    Abhishek Sharma
    Vikrant Kumar
    Pallavi Umar
    Ashish Kumar Rao
    Arun Kumar Singh
    Applied Physics A, 2021, 127
  • [39] Performance Improvement of Double-Gate TFET Using Metal Strip Technique
    Satyendra Kumar
    Kaushal Nigam
    Saurabh Chaturvedi
    Areeb Inshad Khan
    Ashika Jain
    Silicon, 2022, 14 : 1759 - 1766
  • [40] Role of the extensions in Double-Gate Junctionless MOSFETs in the drain current at high gate voltage
    Cerdeira, Antonio
    Avila Herrera, Fernando
    Paz, Bruna Cardoso
    Estrada, Magali
    Pavanello, Marcelo Antonio
    2015 30TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2015,