共 50 条
- [31] Analysis of ONOFIC Technique Using SiGe Heterojunction Double Gate Vertical TFET for Low Power Applications Silicon, 2021, 13 : 2115 - 2124
- [34] Performance Analysis of a Double-Gate Junctionless Transistor with Varied Doping and Gate Underlap using Device Simulator 2021 IEEE INTERNATIONAL CONFERENCE ON SENSORS AND NANOTECHNOLOGY (SENNANO), 2021, : 62 - 65
- [35] Design and simulation of 50 nm vertical double-gate MOSFET (VDGM) 2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : 549 - +
- [37] Uncoupled mode space approach for analysis of nanoscale strained junctionless double-gate MOSFET Journal of Computational Electronics, 2016, 15 : 787 - 794
- [38] Investigation of N + SiGe juntionless vertical TFET with gate stack for gas sensing application Applied Physics A, 2021, 127
- [39] Performance Improvement of Double-Gate TFET Using Metal Strip Technique Silicon, 2022, 14 : 1759 - 1766
- [40] Role of the extensions in Double-Gate Junctionless MOSFETs in the drain current at high gate voltage 2015 30TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2015,