Design and analysis of double-gate junctionless vertical TFET for gas sensing applications

被引：0
|
作者：
Singh, Sonal [1 ]
Khosla, Mamta [1 ]
Wadhwa, Girish [1 ]
Raj, Balwinder [1 ]
机构：
[1] Nanoelectronics Research Lab, Department of Electronics and Communication Engineering, NIT Jalandhar, Jalandhar, India
来源：
Applied Physics A: Materials Science and Processing | 2021年 / 127卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
25
引用
收藏
相关论文
共 50 条
  • [21] Analytical Modeling of Double-Gate and Nanowire Junctionless ISFETs
    Yesayan, Ashkhen
    Jazaeri, Farzan
    Sallese, Jean-Michel
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (03) : 1157 - 1164
  • [22] Exploring tunable arsenide/antimonide tunneling interfaced junctionless TFET for gas sensing applications
    Sharma, Samriti
    Madan, Jaya
    Chaujar, Rishu
    MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2024, 305
  • [23] Design and Parametric Analysis of Charge Plasma Junctionless TFET for Biosensor Applications
    Manaswi, D.
    Karumuri, Srinivasa Rao
    Wadhwa, Girish
    IEEE OPEN JOURNAL OF NANOTECHNOLOGY, 2023, 4 : 71 - 76
  • [24] Threshold-voltage variability analysis and modeling for junctionless double-gate transistors
    Chen, Chun-Yu
    Lin, Jyi-Tsong
    Chiang, Meng-Hsueh
    MICROELECTRONICS RELIABILITY, 2017, 74 : 22 - 26
  • [25] Current Enhanced Double-Gate TFET with Source Pocket and Asymmetric Gate Oxide
    Yu, Zhonghua
    Dong, Yunpeng
    Lin, Xinnan
    Zhang, Lining
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [26] Bandgap modulated phosphorene based gate drain underlap double-gate TFET
    Abdullah-Al-Kaiser, Md
    Paul, Dip Joti
    Khosru, Quazi D. M.
    AIP ADVANCES, 2018, 8 (09):
  • [27] Double-Gate Junctionless GNRFETs Operating in the BTBT Regime: A Simple Design with Improved Performance for Low-Power Applications
    Tamersit, Khalil
    2021 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 2021, : 291 - 294
  • [28] Short Channel Continuous Model for Double-Gate Junctionless Transistors
    Paz, Bruna Cardoso
    Pavanello, Marcelo Antonio
    Avila, Fernando
    Cerdeira, Antonio
    2014 INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICCDCS), 2014,
  • [29] Hole Mobility Model for Si Double-Gate Junctionless Transistors
    Chen, Fan
    Wei, Kangliang
    Sha, Wei E. I.
    Huang, Jun Z.
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [30] Analytical Model for Junctionless Double-Gate FET in Subthreshold Region
    Shin, Yong Hyeon
    Weon, Sungwoo
    Hong, Daesik
    Yun, Ilgu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (04) : 1433 - 1440
12345