共 50 条
- [31] Scheduling strategies for mapping application workflows onto the grid 14TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING, PROCEEDINGS, 2005, : 125 - 134
- [32] DyMeP: An infrastructure to support Dynamic Memory binding for runtime mapping in CGRAs 2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 547 - 552
- [33] Context-memory Aware Mapping for Energy Efficient Acceleration with CGRAs 2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 336 - 341
- [34] Affine Transformations for Communication and Reconfiguration Optimization of Mapping Loop Nests on CGRAs IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (08): : 1582 - 1591
- [35] Ultra-Fast CGRA Scheduling to Enable Run Time, Programmable CGRAs 2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 1207 - 1212
- [36] Low Power Mapping Optimization of Loops for Dual-Vdd CGRAs 2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 682 - 685
- [37] Joint Affine Transformation and Loop Pipelining for Mapping Nested Loop on CGRAs 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 115 - 120
- [38] A Near Optimal Integrated Solution for Resource Constrained Scheduling, Binding and Routing on CGRAs 2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2017, : 213 - 218
- [40] Stress-Aware Loops Mapping on CGRAs with Considering NBTI Aging Effect PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,