Routability-Enhanced Scheduling for Application Mapping on CGRAs

被引:0
|
作者
Mu, Song [1 ]
Zeng, Yi [1 ]
Wang, Bo [1 ]
机构
[1] College of Computer Science, Chongqing University, Chongqing, China
基金
中国国家自然科学基金;
关键词
Energy efficiency - Integer programming - Global optimization - Reconfigurable architectures - Routing algorithms - Mapping;
D O I
暂无
中图分类号
学科分类号
摘要
Coarse-Grained Reconfigurable Architectures (CGRAs) are a promising solution to domain-specific applications for their energy efficiency and flexibility. To improve performance on CGRA, modulo scheduling is commonly adopted on Data Dependence Graph (DDG) of loops by minimizing the Initiation Interval (II) between adjacent loop iterations. The mapping process usually consists of scheduling and placement-and-routing (PR). As existing approaches don't fully and globally explore the routing strategies of the long dependencies in a DDG at the scheduling stage, the following PR is prone to failure leading to performance loss. To this end, this paper proposes a routability-enhanced scheduling for CGRA mapping using Integer Linear Programming (ILP) formulation, where a global optimized scheduling could be found to improve the success rate of PR. Experimental results show that our approachh achieves 1.12times and 1.22times performance speedup, 28.7% and 50.2% compilation time reduction, as compared to 2 state-of-the-art heuristics. © 2013 IEEE.
引用
收藏
页码:92358 / 92366
相关论文
共 50 条
  • [31] Scheduling strategies for mapping application workflows onto the grid
    Mandal, A
    Kennedy, K
    Koelbel, C
    Marin, G
    Mellor-Crummey, J
    Liu, B
    Johnsson, L
    14TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING, PROCEEDINGS, 2005, : 125 - 134
  • [32] DyMeP: An infrastructure to support Dynamic Memory binding for runtime mapping in CGRAs
    Tajammul, Muhammad Adeel
    Jafri, S. M. A.
    Ellerve, Peeter
    Hemani, Ahmed
    Tenhunen, Hannu
    Plosila, Juha
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 547 - 552
  • [33] Context-memory Aware Mapping for Energy Efficient Acceleration with CGRAs
    Das, Satyajit
    Martin, Kevin J. M.
    Coussy, Philippe
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 336 - 341
  • [34] Affine Transformations for Communication and Reconfiguration Optimization of Mapping Loop Nests on CGRAs
    Yin, Shouyi
    Liu, Dajiang
    Liu, Leibo
    Wei, Shaojun
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (08): : 1582 - 1591
  • [35] Ultra-Fast CGRA Scheduling to Enable Run Time, Programmable CGRAs
    Lee, Jinho
    Carlson, Trevor E.
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 1207 - 1212
  • [36] Low Power Mapping Optimization of Loops for Dual-Vdd CGRAs
    Yuan, Kaijian
    Zhang, Xingming
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 682 - 685
  • [37] Joint Affine Transformation and Loop Pipelining for Mapping Nested Loop on CGRAs
    Yin, Shouyi
    Liu, Dajiang
    Liu, Leibo
    Wei, Shaojun
    Guo, Yike
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 115 - 120
  • [38] A Near Optimal Integrated Solution for Resource Constrained Scheduling, Binding and Routing on CGRAs
    Ruschke, Tajas
    Jung, Lukas Johannes
    Hochberger, Christian
    2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2017, : 213 - 218
  • [39] A routability driven technology mapping algorithm for LUT based FPGA designs
    Kao, CC
    Lai, YT
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11) : 2690 - 2696
  • [40] Stress-Aware Loops Mapping on CGRAs with Considering NBTI Aging Effect
    Gu, Jiangyuan
    Yin, Shouyi
    Wei, Shaojun
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,