共 50 条
- [21] Battery-Aware Loop Nests Mapping for CGRAs IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2015, E98D (02): : 230 - 242
- [23] Polyhedral Model based Mapping Optimization of Loop Nests for CGRAs 2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
- [24] Flattening-based Mapping of Imperfect Loop Nests for CGRAs 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2014,
- [25] Battery-aware mapping optimization of loop nests for CGRAs (1) Institute of Microelectronics, Tsinghua University, Beijing; 100084, China, 1600, (Institute of Electrical and Electronics Engineers Inc., United States):
- [27] Operation and Data Mapping for CGRAs with Multi-bank Memory LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, 2010, : 17 - 25
- [28] Battery-aware Mapping Optimization of Loop Nests for CGRAs 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 767 - 772
- [30] Ganesh: Grid application management and enhanced scheduling INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2007, 21 (04): : 419 - 428