Routability-Enhanced Scheduling for Application Mapping on CGRAs

被引:0
|
作者
Mu, Song [1 ]
Zeng, Yi [1 ]
Wang, Bo [1 ]
机构
[1] College of Computer Science, Chongqing University, Chongqing, China
基金
中国国家自然科学基金;
关键词
Energy efficiency - Integer programming - Global optimization - Reconfigurable architectures - Routing algorithms - Mapping;
D O I
暂无
中图分类号
学科分类号
摘要
Coarse-Grained Reconfigurable Architectures (CGRAs) are a promising solution to domain-specific applications for their energy efficiency and flexibility. To improve performance on CGRA, modulo scheduling is commonly adopted on Data Dependence Graph (DDG) of loops by minimizing the Initiation Interval (II) between adjacent loop iterations. The mapping process usually consists of scheduling and placement-and-routing (PR). As existing approaches don't fully and globally explore the routing strategies of the long dependencies in a DDG at the scheduling stage, the following PR is prone to failure leading to performance loss. To this end, this paper proposes a routability-enhanced scheduling for CGRA mapping using Integer Linear Programming (ILP) formulation, where a global optimized scheduling could be found to improve the success rate of PR. Experimental results show that our approachh achieves 1.12times and 1.22times performance speedup, 28.7% and 50.2% compilation time reduction, as compared to 2 state-of-the-art heuristics. © 2013 IEEE.
引用
收藏
页码:92358 / 92366
相关论文
共 50 条
  • [21] Battery-Aware Loop Nests Mapping for CGRAs
    Peng, Yu
    Yin, Shouyi
    Liu, Leibo
    Wei, Shaojun
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2015, E98D (02): : 230 - 242
  • [22] CREPE: Concurrent Reverse-Modulo-Scheduling and Placement for CGRAs
    Sunny, Chilankamol
    Das, Satyajit
    Martin, Kevin J. M.
    Coussy, Philippe
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2024, 35 (07) : 1293 - 1306
  • [23] Polyhedral Model based Mapping Optimization of Loop Nests for CGRAs
    Liu, Dajiang
    Yin, Shouyi
    Liu, Leibo
    Wei, Shaojun
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [24] Flattening-based Mapping of Imperfect Loop Nests for CGRAs
    Lee, Jongeun
    Seo, Seongseok
    Lee, Hongsik
    Sim, Hyeon Uk
    2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2014,
  • [25] Battery-aware mapping optimization of loop nests for CGRAs
    20151500728186
    (1) Institute of Microelectronics, Tsinghua University, Beijing; 100084, China, 1600, (Institute of Electrical and Electronics Engineers Inc., United States):
  • [26] Operation and Data Mapping for CGRAs with Multi-bank Memory
    Kim, Yongjoo
    Lee, Jongeun
    Shrivastava, Aviral
    Paek, Yunheung
    ACM SIGPLAN NOTICES, 2010, 45 (04) : 17 - 25
  • [27] Operation and Data Mapping for CGRAs with Multi-bank Memory
    Kim, Yongjoo
    Lee, Jongeun
    Shrivastava, Aviral
    Paek, Yunheung
    LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, 2010, : 17 - 25
  • [28] Battery-aware Mapping Optimization of Loop Nests for CGRAs
    Peng, Yu
    Yin, Shouyi
    Liu, Leibo
    Wei, Shaojun
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 767 - 772
  • [29] Mapping Processing Elements of Custom Virtual CGRAs onto Reconfigurable Partitions
    Mudza, Zbigniew
    Kielbik, Rafal
    ELECTRONICS, 2022, 11 (08)
  • [30] Ganesh: Grid application management and enhanced scheduling
    Bhatt, H. S.
    Patel, R. M.
    Kotecha, H. J.
    Patel, V. H.
    Dasgupta, A.
    INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2007, 21 (04): : 419 - 428