Routability-Enhanced Scheduling for Application Mapping on CGRAs

被引:0
|
作者
Mu, Song [1 ]
Zeng, Yi [1 ]
Wang, Bo [1 ]
机构
[1] College of Computer Science, Chongqing University, Chongqing, China
基金
中国国家自然科学基金;
关键词
Energy efficiency - Integer programming - Global optimization - Reconfigurable architectures - Routing algorithms - Mapping;
D O I
暂无
中图分类号
学科分类号
摘要
Coarse-Grained Reconfigurable Architectures (CGRAs) are a promising solution to domain-specific applications for their energy efficiency and flexibility. To improve performance on CGRA, modulo scheduling is commonly adopted on Data Dependence Graph (DDG) of loops by minimizing the Initiation Interval (II) between adjacent loop iterations. The mapping process usually consists of scheduling and placement-and-routing (PR). As existing approaches don't fully and globally explore the routing strategies of the long dependencies in a DDG at the scheduling stage, the following PR is prone to failure leading to performance loss. To this end, this paper proposes a routability-enhanced scheduling for CGRA mapping using Integer Linear Programming (ILP) formulation, where a global optimized scheduling could be found to improve the success rate of PR. Experimental results show that our approachh achieves 1.12times and 1.22times performance speedup, 28.7% and 50.2% compilation time reduction, as compared to 2 state-of-the-art heuristics. © 2013 IEEE.
引用
收藏
页码:92358 / 92366
相关论文
共 50 条
  • [1] Routability-Enhanced Scheduling for Application Mapping on CGRAs
    Mu, Song
    Zeng, Yi
    Wang, Bo
    IEEE ACCESS, 2021, 9 : 92358 - 92366
  • [2] Efficient Application Mapping on CGRAs based on Backward Simultaneous Scheduling/Binding and Dynamic Graph Transformations
    Peyret, Thomas
    Corre, Gwenole
    Thevenin, Mathieu
    Martin, Kevin
    Coussy, Philippe
    PROCEEDINGS OF THE 2014 IEEE 25TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2014), 2014, : 169 - 172
  • [3] Graph Minor Approach for Application Mapping on CGRAs
    Chen, Liang
    Mitra, Tulika
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (03)
  • [4] Graph Minor Approach for Application Mapping on CGRAs
    Chen, Liang
    Mitra, Tulika
    2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), 2012, : 285 - 292
  • [5] Joint Modulo Scheduling and Vdd Assignment for Loop Mapping on Dual-Vdd CGRAs
    Yin, Shouyi
    Gu, Jiangyuan
    Liu, Dajiang
    Liu, Leibo
    Wei, Shaojun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (09) : 1475 - 1488
  • [6] WireMap: FPGA Technology Mapping for Improved Routability and Enhanced LUT Merging
    Jang, Stephen
    Chan, Billy
    Chung, Kevin
    Mishchenko, Alan
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2009, 2 (02)
  • [7] SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs
    Tirelli, Cristian
    Sapriza, Juan
    Alvarez, Ruben Podriguez
    Ferretti, Lorenzo
    Denkinger, Benoit
    Ansaloni, Giovanni
    Calero, Jose Miranda
    Atienza, David
    Pozzi, Laura
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2024, 20 (03)
  • [8] PathSeeker: A Fast Mapping Algorithm for CGRAs
    Balasubramanian, Mahesh
    Shrivastava, Aviral
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 268 - 273
  • [9] Offset Pipelined Scheduling: Conditional Branching for CGRAs
    Wood, Aaron
    Hauck, Scott
    2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 227 - 230
  • [10] A Scalable Mapping Method for Elastic CGRAs
    Saito, Makoto
    Kojima, Takuya
    Takase, Hideki
    Nakamura, Hiroshi
    2024 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, IPDPSW 2024, 2024, : 650 - 657