Design Techniques for High-Speed Wireline Transmitters

被引：7
|
作者：
Razavi, Behzad [1 ]
机构：
[1] Department of Electrical Engineering, University of California, Los Angeles,CA,90095, United States
来源：
IEEE Open Journal of the Solid-State Circuits Society | 2021年 / 1卷
关键词：
D O I：
10.1109/OJSSCS.2021.3112398
中图分类号：
学科分类号：
摘要：
Wireline transmitters operating at tens of gigabits per second pose challenging design issues ranging from limited bandwidths to severe sensitivity to jitter. This paper presents a number of analog and digital circuit techniques that allow data rates as high as 80 Gb/s in 45-nm CMOS technology. A PAM4 prototype delivers an output swing of 630 mVppwith a clock jitter of 205 fsrmswhile drawing 44 mW. © 2021 IEEE.
引用
收藏
页码：53 / 66
相关论文
共 50 条
  • [21] High-speed design
    不详
    MICROWAVES & RF, 1998, 37 (13) : 173 - 173
  • [22] An Orthogonal Pulse Amplitude Modulation Signaling for High-Speed Wireline Communications
    Akbar, Fatemeh
    Gharibdoust, Kiarash
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [23] Multi-Level Modulation for High-Speed Wireless and Wireline Transceivers
    Fujimoto, Ryuichi
    2019 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT2019), 2019,
  • [24] FBMC vs. PAM and DMT for High-Speed Wireline Communication
    Cosson-Martin, Jeremy
    Salinas, Jhoan
    Shakiba, Hossein
    Sheikholeslami, Ali
    IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2024, 5 : 243 - 253
  • [25] Design Of High-speed Decoder For New High-Speed Bus
    Zhang Weigong
    Yang Bo
    Ding Rui
    Hu Yongqin
    INFORMATION TECHNOLOGY FOR MANUFACTURING SYSTEMS, PTS 1 AND 2, 2010, : 958 - 962
  • [26] Clocking Wireline Systems: An Overview of Wireline Design Techniques
    Casper, Bryan
    IEEE Solid-State Circuits Magazine, 2015, 7 (04): : 32 - 41
  • [27] High-speed circuit designs for transmitters in broadband data links
    Lee, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (05) : 1004 - 1015
  • [28] High-speed and low-power design techniques for TCAM macros
    Wang, Chao-Ching
    Wang, Jinn-Shyan
    Yeh, Chingwei
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (02) : 530 - 540
  • [29] ASIC DESIGN TECHNIQUES SYNCHRONIZE DUAL CLOCKS IN HIGH-SPEED DESIGNS
    HANSEN, R
    DEMING, R
    EDN, 1993, 38 (14) : 102 - &
  • [30] GOOD RF DESIGN TECHNIQUES AID HIGH-SPEED TTL CONTROL
    SPROUL, RW
    MICROWAVES & RF, 1983, 22 (12) : 111 - 112
12345