共 50 条
- [22] DESIGN OF A SIMPLE TWO'S COMPLEMENT MULTIPLIER CIRCUIT. IEEE transactions on circuits and systems, 1985, CAS-32 (06): : 622 - 624
- [25] Design of Quantum Cost Efficient 4-Bit Reversible Universal Shift Register PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 44 - 47
- [26] Reversible Data Hiding in Encrypted Images Using Median Edge Detector and Two's Complement SYMMETRY-BASEL, 2021, 13 (06):
- [27] A Novel Reversible Four Bit One's Complement Quantum Gate (OCQG-4B) 2018 9TH IEEE ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), 2018, : 590 - 597
- [29] A New Reversible SMG Gate and Its Application for Designing Two's Complement Adder/Subtractor with Overflow Detection Logic for Quantum Computer-Based Systems COMPUTATIONAL INTELLIGENCE, CYBER SECURITY AND COMPUTATIONAL MODELS, 2014, 246 : 259 - 266
- [30] Design of adiabatic two's complement multiplier-accumulator based on CTGAL JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE A, 2009, 10 (02): : 172 - 178