The current status and perspective in testing 3D stacked ICs

被引：0
|
作者：
机构：
来源：
Journal of Japan Institute of Electronics Packaging | 2020年 / 23卷 / 01期
关键词：
18;
D O I：
10.5104/jiep.23.32
中图分类号：
学科分类号：
摘要：
[No abstract available]
引用
收藏
页码：32 / 36
页数：4
相关论文
共 50 条
  • [31] A novel efficient TSV built-in test for stacked 3D ICs
    Guibane, Badi
    Hamdi, Belgacem
    Bensalem, Brahim
    Mtibaa, Abdellatif
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2018, 26 (04) : 1909 - 1921
  • [32] Challenges in Testing TSV-Based 3D Stacked ICs: Test Flows, Test Contents, and Test Access
    Marinissen, Erik Jan
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 544 - 547
  • [33] 3D ICs?
    不详
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2000, 30 (02): : 123 - 123
  • [34] A Built-in Test Circuit for Supply Current Testing of Open Defects at Interconnects in 3D ICs
    Konishi, Tomoaki
    Yotsuyanagi, Hiroyuki
    Hashizume, Masaki
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [35] Current status and future roles of additives in 3D printing-A perspective
    Thompson, Matthew S.
    JOURNAL OF VINYL & ADDITIVE TECHNOLOGY, 2022, 28 (01): : 3 - 16
  • [36] TSV-aware Interconnect Length and Power Prediction for 3D Stacked ICs
    Kim, Dae Hyun
    Mukhopadhyay, Saibal
    Lim, Sung Kyu
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 26 - 28
  • [37] Multicast-Based Testing and Thermal-Aware Test Scheduling for 3D ICs with a Stacked Network-on-Chip
    Xiang, Dong
    Chakrabarty, Krishnendu
    Fujiwara, Hideo
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (09) : 2767 - 2779
  • [38] Power Analysis Approach for NoC-based Homogeneous Stacked 3D ICs
    Durrani, Yaseer Arafat
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (02)
  • [39] Enabling technologies for 3D integration: From packaging miniaturization to advanced stacked ICs
    Sillon, N.
    Astier, A.
    Boutry, H.
    Di Cioccio, L.
    Henry, D.
    Leduc, P.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 595 - 598
  • [40] Microtechnology management considering test and cost aspects for stacked 3D ICs with MEMS
    Hahn, K.
    Wahl, M.
    Busch, R.
    Gruenewald, A.
    Brueck, R.
    NANOPHOTONICS AUSTRALASIA 2017, 2017, 10456
12345