RosebudVirt: A High-Performance and Partially Reconfigurable FPGA Virtualization Framework for Multitenant Networks

被引:1
|
作者
Chang, Yiwei [1 ,2 ]
Guo, Zhichuan [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Acoust, Natl Network New Media Engn Res Ctr, Beijing 100190, Peoples R China
[2] Univ Chinese Acad Sci, Sch Elect Elect & Commun Engn, Beijing 100049, Peoples R China
关键词
Field programmable gate arrays; Virtualization; Hardware; Resource management; Cloud computing; Throughput; Software; Cloud data centers; field-programmable gate array (FPGA) virtualization; multitenant networks; partial reconfiguration (PR); single-root I/O virtualization (SR-IOV);
D O I
10.1109/TVLSI.2024.3436017
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field-programmable gate arrays (FPGAs) are key accelerators in cloud data centers due to their parallelism and programmability. However, challenges such as low hardware utilization and high virtualization overhead persist. This brief presents RosebudVirt, a high-performance and partially reconfigurable FPGA virtualization framework tailored for multitenant networks. It enhances the original Rosebud by introducing single-root I/O virtualization (SR-IOV) support, partitioning the PCIe-attached FPGA device into multiple physical functions (PFs) and virtual functions (VFs) accessible to the linux kernel via PF and VF drivers. This facilitates direct mapping among tenants, VFs, and reconfigurable packet-processing units (RPUs) within the FPGA. RosebudVirt achieves near-native throughput with < 1% area overhead and increases hardware utilization by up to 7.6 times by additional VF drivers and network interfaces. What is more, RosebudVirt is compatible with Kubernetes and Docker
引用
收藏
页码:298 / 302
页数:5
相关论文
共 50 条
  • [41] High-performance computing using a reconfigurable accelerator
    Hartenstein, RW
    Becker, J
    Kress, R
    Reinig, H
    CONCURRENCY-PRACTICE AND EXPERIENCE, 1996, 8 (06): : 429 - 443
  • [42] The hybrid reconfigurable system for high-performance computing
    Lyashov, M., V
    Alekseenko, J., V
    Bereza, A. N.
    Blanco, L. M. L.
    2015 9TH INTERNATIONAL CONFERENCE ON APPLICATION OF INFORMATION AND COMMUNICATION TECHNOLOGIES (AICT), 2015, : 258 - 262
  • [43] A HIGH-PERFORMANCE RECONFIGURABLE PARALLEL PROCESSING ARCHITECTURE
    SHIVELY, RR
    MORGAN, EB
    COPLEY, TW
    GORIN, AL
    PROCEEDINGS : SUPERCOMPUTING 89, 1989, : 505 - 509
  • [44] High-performance multigrid solvers in reconfigurable hardware
    Kasbah, Safaa J.
    Damaj, Issam W.
    WORLD CONGRESS ON ENGINEERING 2007, VOLS 1 AND 2, 2007, : 816 - +
  • [45] Prospects for virtualization of high-performance x64 systems
    A. O. Kudryavtsev
    V. K. Koshelev
    A. I. Avetisyan
    Programming and Computer Software, 2013, 39 : 285 - 294
  • [46] The Effects of High-Performance Cloud System for Network Function Virtualization
    Chung, Wu-Chun
    Wang, Yun-He
    APPLIED SCIENCES-BASEL, 2022, 12 (20):
  • [47] An Automated High-level Design Framework for Partially Reconfigurable FPGAs
    Kumar, Rohit
    Gordon-Ross, Ann
    2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, 2015, : 170 - 175
  • [48] Prospects for virtualization of high-performance x64 systems
    Kudryavtsev, A. O.
    Koshelev, V. K.
    Avetisyan, A. I.
    PROGRAMMING AND COMPUTER SOFTWARE, 2013, 39 (06) : 285 - 294
  • [49] A High-performance, Low-cost PMU Prototype for Distribution Networks based on FPGA
    Romano, Paolo
    Paolone, Mario
    Chau, Thomas
    Jeppesen, Ben
    Ahmed, Elias
    2017 IEEE MANCHESTER POWERTECH, 2017,
  • [50] A High-Performance and Accurate FPGA-Based Flow Monitor for 100 Gbps Networks
    Sha, Meng
    Guo, Zhichuan
    Wang, Ke
    Zeng, Xuewen
    ELECTRONICS, 2022, 11 (13)