RosebudVirt: A High-Performance and Partially Reconfigurable FPGA Virtualization Framework for Multitenant Networks

被引:1
|
作者
Chang, Yiwei [1 ,2 ]
Guo, Zhichuan [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Acoust, Natl Network New Media Engn Res Ctr, Beijing 100190, Peoples R China
[2] Univ Chinese Acad Sci, Sch Elect Elect & Commun Engn, Beijing 100049, Peoples R China
关键词
Field programmable gate arrays; Virtualization; Hardware; Resource management; Cloud computing; Throughput; Software; Cloud data centers; field-programmable gate array (FPGA) virtualization; multitenant networks; partial reconfiguration (PR); single-root I/O virtualization (SR-IOV);
D O I
10.1109/TVLSI.2024.3436017
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field-programmable gate arrays (FPGAs) are key accelerators in cloud data centers due to their parallelism and programmability. However, challenges such as low hardware utilization and high virtualization overhead persist. This brief presents RosebudVirt, a high-performance and partially reconfigurable FPGA virtualization framework tailored for multitenant networks. It enhances the original Rosebud by introducing single-root I/O virtualization (SR-IOV) support, partitioning the PCIe-attached FPGA device into multiple physical functions (PFs) and virtual functions (VFs) accessible to the linux kernel via PF and VF drivers. This facilitates direct mapping among tenants, VFs, and reconfigurable packet-processing units (RPUs) within the FPGA. RosebudVirt achieves near-native throughput with < 1% area overhead and increases hardware utilization by up to 7.6 times by additional VF drivers and network interfaces. What is more, RosebudVirt is compatible with Kubernetes and Docker
引用
收藏
页码:298 / 302
页数:5
相关论文
共 50 条
  • [31] HyperVDP: High-Performance Virtualization of the Programmable Data Plane
    Zhang, Cheng
    Bi, Jun
    Zhou, Yu
    Wu, Jianping
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2019, 37 (03) : 556 - 569
  • [32] High-Performance FPGA Accelerator for SIKE
    El Khatib, Rami
    Azarderakhsh, Reza
    Mozaffari-Kermani, Mehran
    IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (06) : 1237 - 1248
  • [33] Work-in-Progress: A High-performance FPGA Accelerator for Sparse Neural Networks
    Lu, Yuntao
    Gong, Lei
    Xu, Chongchong
    Sun, Fan
    Zhang, Yiwei
    Wang, Chao
    Zhou, Xuehai
    2017 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2017,
  • [34] High-performance partially cavitating hydrofoils
    Kopriva, Jim E.
    Amromin, Eduard L.
    Arndt, Roger E. A.
    Wosnik, Martin
    Kovinskaya, Svetlana
    JOURNAL OF SHIP RESEARCH, 2007, 51 (04): : 313 - 325
  • [35] Dynamically reconfigurable dataflow architecture for high-performance digital signal processing on multi-FPGA platforms
    Voigt, Sven-Ole
    Teufel, Thomas
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 633 - 637
  • [36] A high-performance, resource-efficient, reconfigurable parallel-pipelined FFT processor for FPGA platforms
    Ngoc Hung Nguyen
    Khan, Sheraz Ali
    Kim, Cheol-Hong
    Kim, Jong-Myon
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 60 : 96 - 106
  • [37] OmpSs@FPGA Framework for High Performance FPGA Computing
    Miguel de Haro, Juan
    Bosch, Jaume
    Filgueras, Antonio
    Vidal, Miquel
    Jimenez-Gonzalez, Daniel
    Alvarez, Carlos
    Martorell, Xavier
    Ayguade, Eduard
    Labarta, Jesus
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (12) : 2029 - 2042
  • [38] High-performance anomaly intrusion detection system with ensemble neural networks on reconfigurable hardware
    Tran Ngoc Thinh
    Tran Hoang Quoc Bao
    Duc-Minh Ngo
    Cuong Pham-Quoc
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2023, 35 (15):
  • [39] A High Performance Reconfigurable Flash Management Framework
    Mir, Irfan F.
    McEwan, Alistair A.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 1215 - 1219
  • [40] RF-MEMS Components and Networks for High-Performance Reconfigurable Telecommunication and Wireless Systems
    Iannacci, Jacopo
    Resta, G.
    Farinelli, P.
    Sorrentino, R.
    NEXT GENERATION MICRO/NANO SYSTEMS, 2013, 81 : 65 - +