RosebudVirt: A High-Performance and Partially Reconfigurable FPGA Virtualization Framework for Multitenant Networks

被引:1
|
作者
Chang, Yiwei [1 ,2 ]
Guo, Zhichuan [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Acoust, Natl Network New Media Engn Res Ctr, Beijing 100190, Peoples R China
[2] Univ Chinese Acad Sci, Sch Elect Elect & Commun Engn, Beijing 100049, Peoples R China
关键词
Field programmable gate arrays; Virtualization; Hardware; Resource management; Cloud computing; Throughput; Software; Cloud data centers; field-programmable gate array (FPGA) virtualization; multitenant networks; partial reconfiguration (PR); single-root I/O virtualization (SR-IOV);
D O I
10.1109/TVLSI.2024.3436017
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field-programmable gate arrays (FPGAs) are key accelerators in cloud data centers due to their parallelism and programmability. However, challenges such as low hardware utilization and high virtualization overhead persist. This brief presents RosebudVirt, a high-performance and partially reconfigurable FPGA virtualization framework tailored for multitenant networks. It enhances the original Rosebud by introducing single-root I/O virtualization (SR-IOV) support, partitioning the PCIe-attached FPGA device into multiple physical functions (PFs) and virtual functions (VFs) accessible to the linux kernel via PF and VF drivers. This facilitates direct mapping among tenants, VFs, and reconfigurable packet-processing units (RPUs) within the FPGA. RosebudVirt achieves near-native throughput with < 1% area overhead and increases hardware utilization by up to 7.6 times by additional VF drivers and network interfaces. What is more, RosebudVirt is compatible with Kubernetes and Docker
引用
收藏
页码:298 / 302
页数:5
相关论文
共 50 条
  • [1] OpenACC to FPGA: A Framework for Directive-based High-Performance Reconfigurable Computing
    Lee, Seyong
    Kim, Jungwon
    Vetter, Jeffrey S.
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, : 544 - 554
  • [2] HYPER: A Hybrid High-Performance Framework for Network Function Virtualization
    Sun, Chen
    Bi, Jun
    Zheng, Zhilong
    Hu, Hongxin
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2017, 35 (11) : 2490 - 2500
  • [3] Performance analysis challenges and framework for high-performance reconfigurable computing
    Koehler, Seth
    Curreri, John
    George, Alan D.
    PARALLEL COMPUTING, 2008, 34 (4-5) : 217 - 230
  • [4] High-Performance Reconfigurable Pipeline Implementation for FPGA-Based SmartNIC
    Song, Xiaoyong
    Lu, Rui
    Guo, Zhichuan
    MICROMACHINES, 2024, 15 (04)
  • [5] High-Performance Virtualization: Are We Done?
    Hand, Steve
    COMMUNICATIONS OF THE ACM, 2016, 59 (01) : 107 - 107
  • [6] IMORC: An infrastructure and architecture template for implementing high-performance reconfigurable FPGA accelerators
    Schumacher, Tobias
    Plessl, Christian
    Platzner, Marco
    MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (02) : 110 - 126
  • [7] Design and implementation of dynamic and partial reconfigurable high-performance computing using FPGA
    Zhang, Xingjun
    Ding, Yanfei
    Huang, Yiyuan
    Dong, Xiaoshe
    Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2010, 38 (SUPPL. 1): : 82 - 86
  • [8] A FPGA-BASED RECONFIGURABLE PARALLEL ARCHITECTURE FOR HIGH-PERFORMANCE NUMERICAL COMPUTATION
    Ferlin, Edson Pedro
    Lopes, Heitor Silverio
    Erig Lima, Carlos R.
    Perretto, Mauricio
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (05) : 849 - 865
  • [9] Reconfigurable and adaptive photonic networks for high-performance computing systems
    Kodi, Avinash
    Louri, Ahmed
    APPLIED OPTICS, 2009, 48 (22) : E13 - E23
  • [10] High Performance Network Virtualization Architecture on FPGA SmartNIC
    Wang, Ke
    Chang, Yiwei
    Guo, Zhichuan
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2023, E106B (06) : 500 - 508