Shared-Memory n-level Hypergraph Partitioning

被引:0
|
作者
Gottesbueren, Lars [1 ]
Heuer, Tobias [1 ]
Sanders, Peter [1 ]
Schlag, Sebastian [1 ]
机构
[1] Karlsruhe Inst Technol, Karlsruhe, Germany
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We present a shared-memory algorithm to compute high-quality solutions to the balanced k-way hypergraph partitioning problem. This problem asks for a partition of the vertex set into k disjoint blocks of bounded size that minimizes the connectivity metric (i.e., the sum of the number of different blocks connected by each hyperedge). High solution quality is achieved by parallelizing the core technique of the currently best sequential partitioner KaHyPar: the most extreme n-level version of the widely used multilevel paradigm, where only a single vertex is contracted on each level. This approach is made fast and scalable through intrusive algorithms and data structures that allow precise control of parallelism through atomic operations and finegrained locking. We perform extensive experiments on more than 500 real-world hypergraphs with up to 140 million vertices and two billion pins (sum of hyperedge sizes). We find that our algorithm computes solutions that are on par with a comparable configuration of KaHyPar while being a factor of 9 faster using 10 threads.
引用
收藏
页码:131 / 144
页数:14
相关论文
共 50 条
  • [41] On the deployment of RED on shared-memory buffers
    Agharebparast, F
    Leung, VCM
    IEEE COMMUNICATIONS LETTERS, 2002, 6 (10) : 458 - 460
  • [42] A Hypervisor for Shared-Memory FPGA Platforms
    Ma, Jiacheng
    Zuo, Gefei
    Loughlin, Kevin
    Cheng, Xiaohe
    Liu, Yanqiang
    Eneyew, Abel Mulugeta
    Qi, Zhengwei
    Kasikci, Baris
    TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), 2020, : 827 - 844
  • [43] PARALLELIZING PROLOG ON SHARED-MEMORY MULTIPROCESSORS
    GAO, YQ
    WANG, DX
    QIU, XL
    HWANG, ZY
    HU, SR
    LECTURE NOTES IN ARTIFICIAL INTELLIGENCE, 1991, 567 : 318 - 335
  • [44] CIRCUIT SIMULATION ON SHARED-MEMORY MULTIPROCESSORS
    SADAYAPPAN, P
    VISVANATHAN, V
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (12) : 1634 - 1642
  • [45] Shared-memory interface eliminates arbitration
    Mazur, P
    EDN, 1996, 41 (16) : 110 - 110
  • [46] Performance of scalable shared-memory architectures
    Motlagh, BS
    DeMara, RF
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2000, 10 (1-2) : 1 - 22
  • [47] Shared-memory Exact Minimum Cuts
    Henzinger, Monika
    Noe, Alexander
    Schulz, Christian
    2019 IEEE 33RD INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2019), 2019, : 13 - 22
  • [48] DMP: DETERMINISTIC SHARED-MEMORY MULTIPROCESSING
    Devietti, Joseph
    Lucia, Brandon
    Ceze, Luis
    Oskin, Mark
    IEEE MICRO, 2010, 30 (01) : 40 - 49
  • [49] A SCALABLE DISTRIBUTED SHARED-MEMORY ARCHITECTURE
    KRISHNAMOORTHY, S
    CHOUDHARY, A
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1994, 22 (03) : 547 - 554
  • [50] BENIGN FAILURE MODELS FOR SHARED-MEMORY
    AFEK, Y
    MERRITT, M
    TAUBENFELD, G
    DISTRIBUTED ALGORITHMS, 1993, 725 : 69 - 83