Shared-Memory n-level Hypergraph Partitioning

被引:0
|
作者
Gottesbueren, Lars [1 ]
Heuer, Tobias [1 ]
Sanders, Peter [1 ]
Schlag, Sebastian [1 ]
机构
[1] Karlsruhe Inst Technol, Karlsruhe, Germany
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We present a shared-memory algorithm to compute high-quality solutions to the balanced k-way hypergraph partitioning problem. This problem asks for a partition of the vertex set into k disjoint blocks of bounded size that minimizes the connectivity metric (i.e., the sum of the number of different blocks connected by each hyperedge). High solution quality is achieved by parallelizing the core technique of the currently best sequential partitioner KaHyPar: the most extreme n-level version of the widely used multilevel paradigm, where only a single vertex is contracted on each level. This approach is made fast and scalable through intrusive algorithms and data structures that allow precise control of parallelism through atomic operations and finegrained locking. We perform extensive experiments on more than 500 real-world hypergraphs with up to 140 million vertices and two billion pins (sum of hyperedge sizes). We find that our algorithm computes solutions that are on par with a comparable configuration of KaHyPar while being a factor of 9 faster using 10 threads.
引用
收藏
页码:131 / 144
页数:14
相关论文
共 50 条
  • [21] UNAMBIGUOUS SHARED-MEMORY SYSTEMS
    Morin, Remi
    INTERNATIONAL JOURNAL OF FOUNDATIONS OF COMPUTER SCIENCE, 2010, 21 (04) : 665 - 685
  • [22] ATOMIC SNAPSHOTS OF SHARED-MEMORY
    AFEK, Y
    ATTIYA, H
    DOLEV, D
    GAFNI, E
    MERRITT, M
    SHAVIT, N
    JOURNAL OF THE ACM, 1993, 40 (04) : 873 - 890
  • [23] The impact of exploiting instruction-level parallelism on shared-memory multiprocessors
    Pai, VS
    Ranganathan, P
    Abdel-Shafi, H
    Adve, S
    IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (02) : 218 - 226
  • [24] Scheduling user-level threads on distributed shared-memory multiprocessors
    Polychronopoulos, ED
    Papatheodorou, TS
    EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 358 - 368
  • [25] MEMORY ACCESS DEPENDENCIES IN SHARED-MEMORY MULTIPROCESSORS
    DUBOIS, M
    SCHEURICH, C
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1990, 16 (06) : 660 - 673
  • [26] Memory latency in distributed shared-memory multiprocessors
    Motlagh, BS
    DeMara, RF
    PROCEEDINGS IEEE SOUTHEASTCON '98: ENGINEERING FOR A NEW ERA, 1998, : 134 - 137
  • [27] MEMORY MANAGEMENT FOR PARALLEL TASKS IN SHARED-MEMORY
    LANGENDOEN, KG
    MULLER, HL
    VREE, WG
    LECTURE NOTES IN COMPUTER SCIENCE, 1992, 637 : 165 - 178
  • [28] Design of flying capacitors for n-level FC and n-level SMC
    Bressan, Marcos Vinicius
    Rech, Cassiano
    Batschauer, Alessandro Luiz
    INTERNATIONAL JOURNAL OF ELECTRICAL POWER & ENERGY SYSTEMS, 2019, 113 : 220 - 228
  • [29] BOUNDS ON SHARED-MEMORY FOR MUTUAL EXCLUSION
    BURNS, JE
    LYNCH, NA
    INFORMATION AND COMPUTATION, 1993, 107 (02) : 171 - 184
  • [30] SHARED-MEMORY CONTROLLERS LINK PROCESSORS
    AOUIZERAT, R
    MINI-MICRO SYSTEMS, 1983, 16 (11): : 272 - 274