High-precision single-event transient hardened comparator with the sensitive node transient detection feedback latch technique

被引:0
|
作者
Xie, Yuqiao [1 ,2 ]
Xu, Tao [1 ,2 ]
Liu, Zhongyang [1 ,2 ]
Qiu, Guoji [1 ,2 ]
Bi, Dawei [1 ]
Hu, Zhiyuan [1 ]
Zhang, Zhengxuan [1 ]
Zou, Shichang [1 ]
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, State Key Lab Mat Integrated Circuits, 865 Changning Rd, Shanghai 200050, Peoples R China
[2] Univ Chinese Acad Sci, Beijing, Peoples R China
关键词
analog; comparator; radiation hardening; single-event transient (SET); sensitive node transient detection feedback latch (SNTDFL); triple modular redundancy (TMR); ANALOG; CHARGE; ION; COLLECTION; DESIGN; UPSETS; IMPACT; ICS;
D O I
10.1002/cta.4187
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper comprehensively perfects the sensitive node transient detection feedback latch (SNTDFL) technique, subsequently conceptualizes an ideal hardening structure for the pre-amplification stage, and proposes a radiation hardened by design (RHBD) strategy to cope with the severe single-event transient (SET) effects of high-precision voltage comparators in a space radiation environment. Analysis and verification results show that the hardening strategy exhibits excellent SET hardening performance, which can not only detect extremely small transient voltage disturbances at sensitive nodes but also effectively resist transient current pulses of various intensities generated by SETs. Compared with an unhardened high-precision comparator, the proposed one, hardened with a hybrid strategy of SNTDFL and triple modular redundancy (TMR) techniques, can greatly preserve the original electrical properties and remarkably improve the tolerance of SET with little overhead. In addition, the proposed high-precision comparator significantly reduces static power consumption compared with the one hardened with the TMR technique alone and has a smaller area overhead. This paper comprehensively perfects the sensitive node transient detection feedback latch (SNTDFL) technique, conceptualizes an ideal hardening structure for the pre-amplification stage, and proposes a high-precision comparator hardened with a hybrid strategy of SNTDFL and triple modular redundancy (TMR) techniques. This strategy not only greatly preserves the electrical characteristics but also detects extremely small transient voltage disturbances caused at sensitive nodes and effectively resists transient current pulses of various intensities, remarkably improving the comparator's tolerance to SET. image
引用
收藏
页数:14
相关论文
共 50 条
  • [31] Mirror image:newfangled cell-level layout technique for single-event transient mitigation
    Pengcheng Huang
    Shuming Chen
    Zhengfa Liang
    Jianjun Chen
    Chunmei Hu
    Yibai He
    Chinese Science Bulletin, 2014, 59 (23) : 2850 - 2858
  • [32] Mirror image: newfangled cell-level layout technique for single-event transient mitigation
    Huang, Pengcheng
    Chen, Shuming
    Liang, Zhengfa
    Chen, Jianjun
    Hu, Chunmei
    He, Yibai
    CHINESE SCIENCE BULLETIN, 2014, 59 (23): : 2850 - 2858
  • [33] Single-Event Transient Sensitivity of InAlSb/InAs/AlGaSb High Electron Mobility Transistors
    Ramachandran, V.
    Reed, R. A.
    Schrimpf, R. D.
    McMorrow, D.
    Boos, J. Brad
    King, M. P.
    Zhang, E. X.
    Vizkelethy, G.
    Shen, X.
    Pantelides, S. T.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (06) : 2691 - 2696
  • [34] Simulation of Single-Event Transient Effect for GaN High-Electron-Mobility Transistor
    Wang, Zhiheng
    Cao, Yanrong
    Zhang, Xinxiang
    Chen, Chuan
    Wu, Linshan
    Ma, Maodan
    Lv, Hanghang
    Lv, Ling
    Zheng, Xuefeng
    Tian, Wenchao
    Ma, Xiaohua
    Hao, Yue
    MICROMACHINES, 2023, 14 (10)
  • [35] Single-Event Transient Test Results and Comparison for the Intersil ISL73141SEH Precision SAR ADC
    Harris, J. M.
    Pearce, L. G.
    van Vonno, N. W.
    Thomson, E. J.
    2020 20TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS 2020), 2022, : 190 - 195
  • [36] Comparative research on “high currents” induced by single event latch-up and transient-induced latch-up
    陈睿
    韩建伟
    郑汉生
    余永涛
    上官士鹏
    封国强
    马英起
    Chinese Physics B, 2015, 24 (04) : 304 - 309
  • [37] A High-Performance and Low-Cost Single-Event Multiple-Node-Upsets Resilient Latch Design
    Liu, Zhongyang
    Zhang, Haineng
    Jiang, Jianwei
    Jia, Yanjie
    Xie, Yuqiao
    Zou, Shichang
    Zhang, Zhengxuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (12) : 1867 - 1877
  • [38] Comparative research on "high currents" induced by single event latch-up and transient-induced latch-up
    Chen Rui
    Han Jian-Wei
    Zheng Han-Sheng
    Yu Yong-Tao
    Shangguang Shi-Peng
    Feng Guo-Qiang
    Ma Ying-Qi
    CHINESE PHYSICS B, 2015, 24 (04)
  • [39] Novel Technique for P-hit Single-Event Transient Mitigation using Enhance Dummy Transistor
    Wang TianQi
    Xiao LiYi
    Huo MingXue
    Qi ChunHua
    Liu ShanShan
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 243 - 249
  • [40] A Single-Event Transient-Tolerant High-Frequency CMOS Quadrature Phase Oscillator
    Jagtap, Sharayu
    Anmadwar, Saurabh
    Rudrapati, Sivaramakrishna
    Gupta, Shalabh
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2019, 66 (09) : 2072 - 2079