A Genetic Programming approach for hardware-oriented hash functions for network security applications

被引:0
|
作者
Hassan, Mujtaba [1 ]
Sateesan, Arish [1 ]
Vliegen, Jo [1 ]
Picek, Stjepan [2 ]
Mentens, Nele [1 ,3 ]
机构
[1] Katholieke Univ Leuven, ES&S, COSIC, ESAT, Diepenbeek, Belgium
[2] Radboud Univ Nijmegen, Digital Secur Grp, Nijmegen, Netherlands
[3] Leiden Univ, LIACS, Leiden, Netherlands
关键词
Hash functions; Genetic Programming; Field Programmable Gate Arrays; Bloom filters; Evolutionary computation; BLOOM FILTERS; DESIGN;
D O I
10.1016/j.asoc.2024.112078
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Non-cryptographic (NC) hash functions are generally designed for speed and efficiency, which enables their use in many network security applications that require efficient lookup and counting, such as Bloom Filters and Count-Min (CM) Sketch structures. The performance of these structures heavily relies on underlying hash functions. Therefore, any advancement in the hash function design significantly impacts the overall performance of these structures. This paper presents a novel family of 32-bit NC hash functions (NCGPH-32) evolved using Genetic Programming (GP) and their corresponding implementation on Field Programmable Gate Arrays (FPGAs). This family of NC hash functions generates smaller hash values concatenated to produce larger hash outputs. Inspired by related work on 96-bit NC hash functions with GP, this work optimizes the performance of 32-bit NC hash functions on FPGA while achieving high scores on specific avalanche metrics (avalanche dependence, avalanche weight, and entropy) when considering concatenated 96-bit outputs. This optimization is of utmost importance to address the escalating demand for Terabit Ethernet networks, specifically in processing real-time network flow IDs (identification and monitoring) at line rate. The throughput, latency, operating frequency, and resource utilization are evaluated on an FPGA and compared against 17 state-of-the-art NC hash functions. The results show that the proposed 96-bit concatenated hash function surpasses prior GP-based and other state-of-the-art NC hash functions by at least 36% in operating frequency, 30% in throughput and reduces latency by 27%. The demonstrated improvements in the hash design not only cater to the present demands of Terabit networks but also meet the expected near-future demands. Additionally, we integrate these hash functions into the Standard Bloom Filter (SBF) architecture and demonstrate comparable false positive rates (FPR) to state-of-the-art NC hash functions, affirming their effectiveness and applicability. We have also conducted several statistical tests on hash outputs of NCGPH-32 to demonstrate the high random nature and uniform distribution.
引用
收藏
页数:12
相关论文
共 50 条
  • [31] SPArch: A Hardware-oriented Sketch-based Architecture for High-speed Network Flow Measurements
    Sateesan, Arish
    Vliegen, Jo
    Scherrer, Simon
    Hsiao, Hsu-chun
    Perrig, Adrian
    Mentens, Nele
    ACM TRANSACTIONS ON PRIVACY AND SECURITY, 2024, 27 (04)
  • [32] Hardware Security Threats to DSP Applications in an IoT network
    Syed, Azhar
    Lourde, Mary R.
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2016, : 62 - 66
  • [33] Evolutionary design of hash functions for IP address hashing using genetic programming
    Kidon, Marek
    Dobai, Roland
    2017 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2017, : 1720 - 1727
  • [34] Hardware-Oriented Multi-Exposure Fusion Approach for Real-Time Video Processing on FPGA
    Sangiovanni, Mario Andrea
    Spagnolo, Fanny
    Corsonello, Pasquale
    PRIME 2022: 17TH INTERNATIONAL CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2022, : 33 - 36
  • [35] A novel hardware-oriented ultra-high-speed object detection algorithm based on convolutional neural network
    Li, Jianquan
    Long, Xianlei
    Hu, Shenhua
    Hu, Yiming
    Gu, Qingyi
    Xu, De
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2020, 17 (05) : 1703 - 1714
  • [36] A More Hardware-Oriented Spiking Neural Network Based on Leading Memory Technology and Its Application With Reinforcement Learning
    Kim, Min-Hwi
    Hwang, Sungmin
    Bang, Suhyun
    Kim, Tae-Hyeon
    Lee, Dong Keun
    Ansari, Md. Hasan Raza
    Cho, Seongjae
    Park, Byung-Gook
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (09) : 4411 - 4417
  • [37] Comparison of Hash Functions for Network Traffic Acquisition Using a Hardware-Accelerated Probe
    Korona, Mateusz
    Szumelda, Pawel
    Rawski, Mariusz
    Janicki, Artur
    ELECTRONICS, 2022, 11 (11)
  • [38] A novel hardware-oriented ultra-high-speed object detection algorithm based on convolutional neural network
    Jianquan Li
    Xianlei Long
    Shenhua Hu
    Yiming Hu
    Qingyi Gu
    Journal of Real-Time Image Processing, 2020, 17 : 1703 - 1714
  • [39] Novel Non-cryptographic Hash Functions for Networking and Security Applications on FPGA
    Claesen, Thomas
    Sateesan, Arish
    Vliegen, Jo
    Mentens, Nele
    2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 347 - 354
  • [40] Learning the Neuron Functions within a Neural Network via Genetic Programming: Applications to Geophysics and Hydrogeology
    Barton, Alan J.
    Valdes, Julio J.
    Orchard, Robert
    IJCNN: 2009 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1- 6, 2009, : 1046 - 1053