A Genetic Programming approach for hardware-oriented hash functions for network security applications

被引:0
|
作者
Hassan, Mujtaba [1 ]
Sateesan, Arish [1 ]
Vliegen, Jo [1 ]
Picek, Stjepan [2 ]
Mentens, Nele [1 ,3 ]
机构
[1] Katholieke Univ Leuven, ES&S, COSIC, ESAT, Diepenbeek, Belgium
[2] Radboud Univ Nijmegen, Digital Secur Grp, Nijmegen, Netherlands
[3] Leiden Univ, LIACS, Leiden, Netherlands
关键词
Hash functions; Genetic Programming; Field Programmable Gate Arrays; Bloom filters; Evolutionary computation; BLOOM FILTERS; DESIGN;
D O I
10.1016/j.asoc.2024.112078
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Non-cryptographic (NC) hash functions are generally designed for speed and efficiency, which enables their use in many network security applications that require efficient lookup and counting, such as Bloom Filters and Count-Min (CM) Sketch structures. The performance of these structures heavily relies on underlying hash functions. Therefore, any advancement in the hash function design significantly impacts the overall performance of these structures. This paper presents a novel family of 32-bit NC hash functions (NCGPH-32) evolved using Genetic Programming (GP) and their corresponding implementation on Field Programmable Gate Arrays (FPGAs). This family of NC hash functions generates smaller hash values concatenated to produce larger hash outputs. Inspired by related work on 96-bit NC hash functions with GP, this work optimizes the performance of 32-bit NC hash functions on FPGA while achieving high scores on specific avalanche metrics (avalanche dependence, avalanche weight, and entropy) when considering concatenated 96-bit outputs. This optimization is of utmost importance to address the escalating demand for Terabit Ethernet networks, specifically in processing real-time network flow IDs (identification and monitoring) at line rate. The throughput, latency, operating frequency, and resource utilization are evaluated on an FPGA and compared against 17 state-of-the-art NC hash functions. The results show that the proposed 96-bit concatenated hash function surpasses prior GP-based and other state-of-the-art NC hash functions by at least 36% in operating frequency, 30% in throughput and reduces latency by 27%. The demonstrated improvements in the hash design not only cater to the present demands of Terabit networks but also meet the expected near-future demands. Additionally, we integrate these hash functions into the Standard Bloom Filter (SBF) architecture and demonstrate comparable false positive rates (FPR) to state-of-the-art NC hash functions, affirming their effectiveness and applicability. We have also conducted several statistical tests on hash outputs of NCGPH-32 to demonstrate the high random nature and uniform distribution.
引用
收藏
页数:12
相关论文
共 50 条
  • [11] Evolving hash functions by means of genetic programming
    Estebanez, Cesar
    Cesar, Julio
    Ribagorda, Arturo
    GECCO 2006: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOL 1 AND 2, 2006, : 1861 - +
  • [12] Moving from a hardware-oriented to a software-oriented approach in Korean emergency management
    Ha, Kyoo-Man
    ENVIRONMENTAL HAZARDS-HUMAN AND POLICY DIMENSIONS, 2015, 14 (01): : 74 - 85
  • [13] GENERAL HARDWARE-ORIENTED METHOD FOR EVALUATION OF FUNCTIONS AND COMPUTATIONS IN A DIGITAL-COMPUTER
    ERCEGOVAC, MD
    IEEE TRANSACTIONS ON COMPUTERS, 1977, 26 (07) : 667 - 680
  • [14] Hardware-oriented optimization of Bloom filter algorithms and architectures for ultra-high-speed lookups in network applications
    Sateesan, Arish
    Vliegen, Jo
    Daemen, Joan
    Mentens, Nele
    MICROPROCESSORS AND MICROSYSTEMS, 2022, 93
  • [15] Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014
    Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014, 2014,
  • [16] A Novel Hardware-Oriented Recurrent Network of Asynchronous CA Neurons for a Neural Integrator
    Takeda, Kentaro
    Torikai, Hiroyuki
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (08) : 2972 - 2976
  • [17] Design and Analysis of FPGA-based PUFs with Enhanced Performance for Hardware-oriented Security
    Anandakumar, N. Nalla
    Hashmi, Mohammad S.
    Sanadhya, Somitra Kumar
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (04)
  • [18] Proceedings of the 2012 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2012
    Carnegie Mellon University, United States
    不详
    不详
    Proc. IEEE Int. Symp. Hardw.-Oriented Secur. Trust, HOST,
  • [19] Flexible Convolver for Convolutional Neural Networks Deployment onto Hardware-Oriented Applications
    Arredondo-Velazquez, Moises
    Aguirre-Alvarez, Paulo Aaron
    Padilla-Medina, Alfredo
    Espinosa-Calderon, Alejandro
    Prado-Olivarez, Juan
    Diaz-Carmona, Javier
    APPLIED SCIENCES-BASEL, 2023, 13 (01):
  • [20] An object oriented programming approach for hardware design
    Vernalde, S
    Schaumont, P
    Bolsens, I
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '99, PROCEEDINGS, 1999, : 68 - 73