A Genetic Programming approach for hardware-oriented hash functions for network security applications

被引:0
|
作者
Hassan, Mujtaba [1 ]
Sateesan, Arish [1 ]
Vliegen, Jo [1 ]
Picek, Stjepan [2 ]
Mentens, Nele [1 ,3 ]
机构
[1] Katholieke Univ Leuven, ES&S, COSIC, ESAT, Diepenbeek, Belgium
[2] Radboud Univ Nijmegen, Digital Secur Grp, Nijmegen, Netherlands
[3] Leiden Univ, LIACS, Leiden, Netherlands
关键词
Hash functions; Genetic Programming; Field Programmable Gate Arrays; Bloom filters; Evolutionary computation; BLOOM FILTERS; DESIGN;
D O I
10.1016/j.asoc.2024.112078
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Non-cryptographic (NC) hash functions are generally designed for speed and efficiency, which enables their use in many network security applications that require efficient lookup and counting, such as Bloom Filters and Count-Min (CM) Sketch structures. The performance of these structures heavily relies on underlying hash functions. Therefore, any advancement in the hash function design significantly impacts the overall performance of these structures. This paper presents a novel family of 32-bit NC hash functions (NCGPH-32) evolved using Genetic Programming (GP) and their corresponding implementation on Field Programmable Gate Arrays (FPGAs). This family of NC hash functions generates smaller hash values concatenated to produce larger hash outputs. Inspired by related work on 96-bit NC hash functions with GP, this work optimizes the performance of 32-bit NC hash functions on FPGA while achieving high scores on specific avalanche metrics (avalanche dependence, avalanche weight, and entropy) when considering concatenated 96-bit outputs. This optimization is of utmost importance to address the escalating demand for Terabit Ethernet networks, specifically in processing real-time network flow IDs (identification and monitoring) at line rate. The throughput, latency, operating frequency, and resource utilization are evaluated on an FPGA and compared against 17 state-of-the-art NC hash functions. The results show that the proposed 96-bit concatenated hash function surpasses prior GP-based and other state-of-the-art NC hash functions by at least 36% in operating frequency, 30% in throughput and reduces latency by 27%. The demonstrated improvements in the hash design not only cater to the present demands of Terabit networks but also meet the expected near-future demands. Additionally, we integrate these hash functions into the Standard Bloom Filter (SBF) architecture and demonstrate comparable false positive rates (FPR) to state-of-the-art NC hash functions, affirming their effectiveness and applicability. We have also conducted several statistical tests on hash outputs of NCGPH-32 to demonstrate the high random nature and uniform distribution.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Hardware-oriented security
    Polian, Ilia
    IT-INFORMATION TECHNOLOGY, 2019, 61 (01): : 1 - 2
  • [2] Introduction to Hardware-oriented Security for MPSoCs
    Polian, Ilia
    Regazzoni, Francesco
    Sepulveda, Johanna
    2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 102 - 107
  • [3] Hardware-oriented Security in a Computer Science Curriculum
    Polian, Ilia
    Gay, Mael
    2018 12TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2018, : 59 - 62
  • [4] Hardware-based Hash Functions for Network Applications
    Yamaguchi, Fumito
    Nishi, Hiroaki
    2013 19TH IEEE INTERNATIONAL CONFERENCE ON NETWORKS (ICON), 2013,
  • [5] A Hardware-Oriented Echo State Network for FPGA Implementation
    Honda, Kentaro
    Tamukoh, Hakaru
    PROCEEDINGS OF THE 2020 INTERNATIONAL CONFERENCE ON ARTIFICIAL LIFE AND ROBOTICS (ICAROB2020), 2020, : 187 - 190
  • [6] Multi-trapdoor Hash Functions and their Applications in Network Security
    Chandrasekhar, Santosh
    Singhal, Mukesh
    2014 IEEE CONFERENCE ON COMMUNICATIONS AND NETWORK SECURITY (CNS), 2014, : 463 - 471
  • [7] A Hardware-Oriented Echo State Network and its FPGA Implementation
    Honda, Kentaro
    Tamukoh, Hakaru
    JOURNAL OF ROBOTICS NETWORKING AND ARTIFICIAL LIFE, 2020, 7 (01): : 54 - 58
  • [8] AxTrain: Hardware-Oriented Neural Network Training for Approximate Inference
    He, Xin
    Ke, Liu
    Lu, Wenyan
    Yan, Guihai
    Zhang, Xuan
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED '18), 2018, : 110 - 115
  • [9] HIERARCHICAL PARTITIONS IN CYCLIC CLOSED SYSTEMS - A HARDWARE-ORIENTED APPROACH
    ROSEMBERG, F
    RUHMAN, S
    JOURNAL OF GUIDANCE CONTROL AND DYNAMICS, 1989, 12 (04) : 530 - 538
  • [10] A Hardware-Oriented Contrast Enhancement Algorithm for Real-Time Applications
    Chang, Chia-En
    Chen, Shih-Lun
    Chen, Chiung-An
    Lin, Ting-Lan
    Kuo, Yao-Tsung
    Cheng, Hsiao-Hsuan
    Kao, Wan-Ting
    Villaverde, Jocelyn Flores
    2018 FIRST INTERNATIONAL COGNITIVE CITIES CONFERENCE (IC3 2018), 2018, : 183 - 185