A FPGA-based Energy-Efficient Processor for Radar-based Continuous Fall Detection

被引:0
|
作者
Chen, Juhua [1 ]
Yang, Linxin [1 ]
Ye, Wenbin [1 ]
机构
[1] Shenzhen Univ, Coll Elect & Informat Engn, Shenzhen, Peoples R China
关键词
Fall detection; convolutional neural network; FPGA; radar signal processing; low power; low cost;
D O I
10.1109/ISCAS58744.2024.10558171
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper proposes a FPGA-based energy-efficient processor for radar-based continuous fall detection, consisting of a spectrogram generation circuit and a convolutional neural network (CNN). To reduce resource consumption and power usage of the entire processor, two designs were implemented: 1) A serial-FFT-based spectrogram generation circuit for radar signal preprocessing, and 2) An neural network (NN) accelerator based on row-stationary dataflow has been designed. By using the updated block wise computation technique, the accelerator enables the computation of only the NN's updated inputs, resulting in an 85% reduction in multiply-accumulate (MAC) operations and a 79% reduction in intermediate result storage. Implemented on the Xilinx FPGA board ZC702, this processor consumes only 73k LUTs, 3.6k Flip Flops (FFs), 22 Block RAMs (BRAMs), and 10 DSPs, with a power consumption of only 0302W. On an open-source radar fall detection dataset, this processor achieves an accuracy of 99.58%. The processor incurs a delay of only 0.431ms for a single preprocessing and NN inference, consuming just 130.16 mu J.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] An Energy-Efficient Edge Processor for Radar-Based Continuous Fall Detection Utilizing Mixed-Radix FFT and Updated Blockwise Computation
    Chen, Juhua
    Lin, Kaixiang
    Yang, Linxin
    Ye, Wenbin
    IEEE INTERNET OF THINGS JOURNAL, 2024, 11 (19): : 32117 - 32128
  • [2] An Energy-Efficient FPGA-based Matrix Multiplier
    Tan, Yiyu
    Imamura, Toshiyuki
    2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 514 - 517
  • [3] FPGA-based area-efficient specific radar signal processor
    Chen, H
    Liu, M
    Han, YQ
    PROCEEDINGS OF THE 8TH JOINT CONFERENCE ON INFORMATION SCIENCES, VOLS 1-3, 2005, : 408 - 411
  • [4] An Energy-Efficient FPGA-Based Packet Processing Framework
    Daniel Horvath
    Imre Bertalan
    Istvan Moldovan
    Tuan Anh Trinh
    NETWORKED SERVICES AND APPLICATIONS - ENGINEERING, CONTROL AND MANAGEMENT, 2010, 6164 : 31 - +
  • [5] Radar-Based Fall Detection: A Survey
    Hu, Shuting
    Cao, Siyang
    Toosizadeh, Nima
    Barton, Jennifer
    Hector, Melvin G.
    Fain, Mindy J.
    IEEE ROBOTICS & AUTOMATION MAGAZINE, 2024, 31 (03) : 170 - 185
  • [6] On the implementation of an efficient FPGA-based CFAR processor for target detection
    Cumplido, R
    Torres, C
    López, S
    2004 1ST INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ICEEE), 2004, : 214 - 218
  • [7] An FPGA-based Doppler processor for a spaceborne precipitation radar
    Durden, S. L.
    Fischman, M. A.
    Johnson, R. A.
    Chu, A. J.
    Jourdan, M. N.
    Tanelli, S.
    JOURNAL OF ATMOSPHERIC AND OCEANIC TECHNOLOGY, 2007, 24 (10) : 1811 - 1815
  • [8] An Energy-Efficient FPGA-based Convolutional Neural Network Implementation
    Irmak, Hasan
    Alachiotis, Nikolaos
    Ziener, Daniel
    29TH IEEE CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS (SIU 2021), 2021,
  • [9] An FPGA-based Doppler processor for a spaceborne precipitation radar
    Durden, S.L.
    Fischman, M.A.
    Johnson, R.A.
    Chu, A.J.
    Jourdan, M.N.
    Tanelli, S.
    Journal of Atmospheric and Oceanic Technology, 2007, 24 (10): : 1811 - 1815
  • [10] Energy-Efficient CPU plus FPGA-Based CNN Architecture for Intrusion Detection Systems
    Maciel, Lucas A.
    Souza, Matheus A.
    Freitas, Henrique C.
    IEEE CONSUMER ELECTRONICS MAGAZINE, 2024, 13 (04) : 65 - 72