A Universal Methodology of Complex Number Computation for Low-Complexity and High-Speed Implementation

被引:0
|
作者
Wang, Yu [1 ]
Zhang, Jin [2 ]
Wu, Youlong [2 ]
Lyu, Fei [3 ,4 ]
Luo, Yuanyong [5 ]
机构
[1] Nanjing Xiaozhuang Univ, Sch Elect Engn, Nanjing 211171, Peoples R China
[2] Jinling Inst Technol, Sch Elect & Informat Engn, Nanjing 211169, Peoples R China
[3] Nanjing Univ Aeronaut & Astronaut, Coll Integrated Circuits, Nanjing 211106, Peoples R China
[4] Nanjing Univ, Sch Phys, Nanjing 210093, Peoples R China
[5] Huawei Corp, Dept Turing Architecture Design, Linx Lab, HiSilicon, Shenzhen 518129, Peoples R China
基金
中国国家自然科学基金;
关键词
Hardware; Image segmentation; Software; Neural networks; Costs; Signal processing algorithms; Power demand; Optimization; Merging; Encoding; Piecewise linear (PWL) approximation method; computation for complex numbers; step-by-step truncation; square root calculation of complex numbers; reciprocal calculation of complex numbers; logarithm calculation of complex numbers; SQUARE-ROOT; ARCHITECTURE; DESIGN;
D O I
10.1109/TCSI.2024.3462806
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In complex-valued neural network (CVNN) applications, complex number calculations require high performance rather than high precision. However, most previous studies focused on high-precision approaches, which have low speed and high hardware costs. This paper proposes a universal methodology of complex number computation for low-complexity and high-speed implementation. The proposed methodology is based on the piecewise linear (PWL) method and can be used for different types of complex number computations. Considering that multiplication operations consume considerable resources, multiplication, fused square-add (FSA) and fused multiply-add (FMA) operations are the focus of optimization. The partial products of the square operation are reduced by folding and merging techniques because of their symmetry in the FSA operation. The partial products of the multiplication and FMA operations are reduced via Booth encoding. In addition, the partial products are further reduced by the proposed step-by-step truncation method. The proposed segmenter, which simulates the hardware implementation, automatically divides the nonlinear functions in the complex number computations into the smallest number of segments according to the required precision. The results show that the proposed approach improves performance and reduces hardware costs compared with the state-of-the-art methods for complex number calculations involving square roots, reciprocals and logarithms.
引用
收藏
页数:13
相关论文
共 50 条
  • [31] A low-complexity ICI mitigation method for high-speed mobile OFDM systems
    Hsu, Chao-Yuan
    Wu, Wen-Rong
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4511 - +
  • [32] Low-complexity low-density parity check decoding algorithm for high-speed very large scale integration implementation
    Angarita, F.
    Marin-Roig, J.
    Almenar, V.
    Valls, J.
    IET COMMUNICATIONS, 2012, 6 (16) : 2575 - 2581
  • [33] Low-complexity, high-speed, and high-dynamic range time-to-impact algorithm
    Astrom, Anders
    Forchheimer, Robert
    JOURNAL OF ELECTRONIC IMAGING, 2012, 21 (04)
  • [34] A graph theoretic approach for synthesizing very low-complexity high-speed digital filters
    Muhammad, K
    Roy, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (02) : 204 - 216
  • [35] High-Speed Low-Complexity Guided Image Filtering-Based Disparity Estimation
    Vala, Charan Kumar
    Immadisetty, Koushik
    Acharyya, Amit
    Leech, Charles
    Balagopal, Vibishna
    Merrett, Geoff V.
    Al-Hashimi, Bashir M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (02) : 606 - 617
  • [36] Low-Complexity Architecture for High-Speed 50G-PON LDPC Decoder
    Kwon, Kon-Woo
    Kim, Kwangok
    Doo, Kyeonghwan
    Chung, Hwanseok
    Lee, Jeong Woo
    IEEE ACCESS, 2025, 13 : 28751 - 28765
  • [37] Iterative rake equalization method for low-complexity OTSM in high-speed mobile environment
    Li G.
    Long K.
    Ye C.
    Liang J.
    Tongxin Xuebao/Journal on Communications, 2022, 43 (10): : 86 - 93
  • [38] Low-complexity high-speed decoder design for quasi-cyclic LDPC codes
    Wang, Zhongfeng
    Cui, Zhiqiang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (01) : 104 - 114
  • [39] Towards high-speed, low-complexity image coding: Variants and modification of JPEG 2000
    Richter, Thomas
    Simon, Sven
    APPLICATIONS OF DIGITAL IMAGE PROCESSING XXXV, 2012, 8499
  • [40] Floorplan-aware low-complexity digital filter synthesis for low-power & high-speed
    Kang, DK
    Choo, H
    Roy, K
    IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 354 - 357