A Universal Methodology of Complex Number Computation for Low-Complexity and High-Speed Implementation

被引:0
|
作者
Wang, Yu [1 ]
Zhang, Jin [2 ]
Wu, Youlong [2 ]
Lyu, Fei [3 ,4 ]
Luo, Yuanyong [5 ]
机构
[1] Nanjing Xiaozhuang Univ, Sch Elect Engn, Nanjing 211171, Peoples R China
[2] Jinling Inst Technol, Sch Elect & Informat Engn, Nanjing 211169, Peoples R China
[3] Nanjing Univ Aeronaut & Astronaut, Coll Integrated Circuits, Nanjing 211106, Peoples R China
[4] Nanjing Univ, Sch Phys, Nanjing 210093, Peoples R China
[5] Huawei Corp, Dept Turing Architecture Design, Linx Lab, HiSilicon, Shenzhen 518129, Peoples R China
基金
中国国家自然科学基金;
关键词
Hardware; Image segmentation; Software; Neural networks; Costs; Signal processing algorithms; Power demand; Optimization; Merging; Encoding; Piecewise linear (PWL) approximation method; computation for complex numbers; step-by-step truncation; square root calculation of complex numbers; reciprocal calculation of complex numbers; logarithm calculation of complex numbers; SQUARE-ROOT; ARCHITECTURE; DESIGN;
D O I
10.1109/TCSI.2024.3462806
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In complex-valued neural network (CVNN) applications, complex number calculations require high performance rather than high precision. However, most previous studies focused on high-precision approaches, which have low speed and high hardware costs. This paper proposes a universal methodology of complex number computation for low-complexity and high-speed implementation. The proposed methodology is based on the piecewise linear (PWL) method and can be used for different types of complex number computations. Considering that multiplication operations consume considerable resources, multiplication, fused square-add (FSA) and fused multiply-add (FMA) operations are the focus of optimization. The partial products of the square operation are reduced by folding and merging techniques because of their symmetry in the FSA operation. The partial products of the multiplication and FMA operations are reduced via Booth encoding. In addition, the partial products are further reduced by the proposed step-by-step truncation method. The proposed segmenter, which simulates the hardware implementation, automatically divides the nonlinear functions in the complex number computations into the smallest number of segments according to the required precision. The results show that the proposed approach improves performance and reduces hardware costs compared with the state-of-the-art methods for complex number calculations involving square roots, reciprocals and logarithms.
引用
收藏
页数:13
相关论文
共 50 条
  • [21] Low-Complexity Echo and NEXT Cancellers for High-Speed Ethernet Transceivers
    Chen, Jie
    Gu, Yongru
    Parhi, Keshab K.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (09) : 2827 - 2840
  • [22] High-Speed Low-Complexity Architecture for Reed-Solomon Decoders
    Lu, Yung-Kuei
    Shieh, Ming-Der
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (07): : 1824 - 1831
  • [23] Hardware Implementation of Low Complexity High-speed Perceptron Block
    Choudhury, Rituparna
    Ahamed, Shaik Rafi
    Guha, Prithwijit
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 26 - 30
  • [24] Low-Complexity Digital Equalizers for High-Speed Underwater Optical Wireless Communication
    Li Chao
    Hu Zhijia
    CHINESE JOURNAL OF ELECTRONICS, 2021, 30 (06) : 1167 - 1172
  • [25] Low-Complexity Digital Equalizers for High-Speed Underwater Optical Wireless Communication
    LI Chao
    HU Zhijia
    ChineseJournalofElectronics, 2021, 30 (06) : 1167 - 1172
  • [26] Design of Low-Complexity and High-Speed Digital Finite Impulse Response Filters
    Jaccottet, Diego
    Costa, Eduardo
    Aksoy, Levent
    Flores, Paulo
    Monteiro, Jose
    PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 292 - 297
  • [27] Low-Complexity Shift-LDPC Decoder for High-Speed Communication Systems
    Zhang, Chuan
    Li, Li
    Lin, Jun
    Wang, Zhongfeng
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1636 - +
  • [28] A high-speed low-complexity Reed-Solomon decoder for optical communications
    Lee, H
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (08): : 461 - 465
  • [29] High-Speed and Low-Complexity Decoding Architecture for Double Binary Turbo Code
    Kwon, Kon-Woo
    Baek, Kwang-Hyun
    Lee, Jeong Woo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (11) : 2458 - 2461
  • [30] High-Speed and Low-Complexity Modular Reduction Design for CRYSTALS-Kyber
    Li, Minghao
    Tian, Jing
    Hu, Xiao
    Cao, Yuan
    Wang, Zhongfeng
    2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 616 - 620