Analog Circuit Design Automation via Sequential RL Agents and Gm/ID Methodology

被引:0
|
作者
Hong, Sungweon [1 ]
Tae, Yunseob [1 ]
Lee, Dongjun [1 ]
Park, Gijin [2 ]
Lim, Jaemyung [1 ]
Cho, Kyungjun [3 ]
Jeong, Chunseok [3 ]
Park, Myeong-Jae [3 ]
Hong, Songnam [1 ]
Han, Jaeduk [1 ]
机构
[1] Hanyang Univ, Dept Elect Engn, Seoul 04763, South Korea
[2] Texas A&M Univ, Analog & Mixed Signal Ctr, College Stn, TX 77843 USA
[3] SK Hynix Inc, Icheon 17336, South Korea
来源
IEEE ACCESS | 2024年 / 12卷
关键词
Circuits; Analog circuits; Uncertainty; Mathematical models; Task analysis; Automation; Vectors; automation of analog design; combinatorial optimization; gm/ID methodology; reinforcement learning; OPTIMIZATION; ALGORITHM;
D O I
10.1109/ACCESS.2024.3435331
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper studies the problem of designing analog circuits to achieve target specifications, which can be formulated as a multi-objective combinatorial optimization (MOCO) under uncertainty. We address this challenging problem using the g(m) / I-D methodology and a reinforcement learning (RL) framework. The proposed fast RL-based analog circuit designer (fRL-AD) maintains circuits' DC bias conditions while determining their sizing parameters associated with AC characteristics. This ensures robust convergence to optimal sizing parameters across target specifications and proficiently captures layout effects. Specifically, by decomposing the problem into a sequence of feasible problems, our pre-trained RL agent can efficiently seek a solution for each feasible problem by generating states (i.e., candidate solutions) following a learned policy. Since the sequence of feasible regions is designed to approach an optimal solution to our main problem, the RL agent can find a near-optimal solution by sequentially tackling the feasible problems. Remarkably, using better initial points (or states), our approach is more efficient than directly solving the last feasible problem. Furthermore, we introduce an adaptive action space in our RL framework, which can dynamically modulate the size of the action space elements. The proposed method provides an effective and stable design of various analog circuits, overcoming their traditionally low productivity due to reliance on human expertise and time-consuming simulations to handle uncertainties. We verify the effectiveness of our algorithm via experiments with various analog circuit topologies.
引用
收藏
页码:104473 / 104489
页数:17
相关论文
共 50 条
  • [31] Analog circuit design methodology in a low power RISC microprocessor
    Ishibashi, K
    Higuchi, H
    Shimbo, T
    Uchiyama, K
    Shiozawa, K
    Hashimoto, N
    Ikeda, S
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (02) : 210 - 217
  • [32] EM Attack Sensor: Concept, Circuit, and Design-Automation Methodology
    Miura, Noriyuki
    Fujimoto, Daisuke
    Nagata, Makoto
    Homma, Naofumi
    Hayashi, Yuichi
    Aoki, Takafumi
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [33] CMOS analog circuit design via geometric programming
    Hershenson, MD
    PROCEEDINGS OF THE 2004 AMERICAN CONTROL CONFERENCE, VOLS 1-6, 2004, : 3266 - 3271
  • [34] UWB distributed amplifier design using lookup tables and gm over ID methodology
    Piccinni, Giovanni
    Avitabile, Gianfranco
    Talarico, Claudio
    Coviello, Giuseppe
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (03) : 615 - 624
  • [35] UWB distributed amplifier design using lookup tables and gm over ID methodology
    Giovanni Piccinni
    Gianfranco Avitabile
    Claudio Talarico
    Giuseppe Coviello
    Analog Integrated Circuits and Signal Processing, 2017, 90 : 615 - 624
  • [36] Distributed Amplifier Design for UWB positioning systems using the gm over id methodology
    Piccinni, G.
    Avitabile, G.
    Coviello, G.
    Talarico, C.
    2016 13TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2016,
  • [37] A design approach for class-AB operational amplifier using the gm/ID methodology
    Chen Chen
    Jinxing Cheng
    Hongyi Wang
    Youyou Fan
    Kaikai Wu
    Tao Tao
    Qingbo Wang
    Ai Yu
    Weiwei Wen
    Youpeng Wu
    Yue Zhang
    Analog Integrated Circuits and Signal Processing, 2024, 119 : 43 - 55
  • [38] A design approach for class-AB operational amplifier using the gm/ID methodology
    Chen, Chen
    Cheng, Jinxing
    Wang, Hongyi
    Fan, Youyou
    Wu, Kaikai
    Tao, Tao
    Wang, Qingbo
    Yu, Ai
    Wen, Weiwei
    Wu, Youpeng
    Zhang, Yue
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 119 (01) : 43 - 55
  • [39] Integrating Neural Network Models for Advanced Automation in Analog Amplifier Circuit Design
    Chavan, Arunkumar P.
    Shrish, S.
    Sanket, M.
    Abhishek, G.
    Kishan, S.
    Ravish, A.
    Pawar, Prakash
    10TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES, CONECCT 2024, 2024,
  • [40] An heuristic circuit-generation technique for the design-automation of analog circuits
    Tlelo-Cuautle, E
    Diaz-Sánchez, A
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 193 - 196