Analog Circuit Design Automation via Sequential RL Agents and Gm/ID Methodology

被引:0
|
作者
Hong, Sungweon [1 ]
Tae, Yunseob [1 ]
Lee, Dongjun [1 ]
Park, Gijin [2 ]
Lim, Jaemyung [1 ]
Cho, Kyungjun [3 ]
Jeong, Chunseok [3 ]
Park, Myeong-Jae [3 ]
Hong, Songnam [1 ]
Han, Jaeduk [1 ]
机构
[1] Hanyang Univ, Dept Elect Engn, Seoul 04763, South Korea
[2] Texas A&M Univ, Analog & Mixed Signal Ctr, College Stn, TX 77843 USA
[3] SK Hynix Inc, Icheon 17336, South Korea
来源
IEEE ACCESS | 2024年 / 12卷
关键词
Circuits; Analog circuits; Uncertainty; Mathematical models; Task analysis; Automation; Vectors; automation of analog design; combinatorial optimization; gm/ID methodology; reinforcement learning; OPTIMIZATION; ALGORITHM;
D O I
10.1109/ACCESS.2024.3435331
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper studies the problem of designing analog circuits to achieve target specifications, which can be formulated as a multi-objective combinatorial optimization (MOCO) under uncertainty. We address this challenging problem using the g(m) / I-D methodology and a reinforcement learning (RL) framework. The proposed fast RL-based analog circuit designer (fRL-AD) maintains circuits' DC bias conditions while determining their sizing parameters associated with AC characteristics. This ensures robust convergence to optimal sizing parameters across target specifications and proficiently captures layout effects. Specifically, by decomposing the problem into a sequence of feasible problems, our pre-trained RL agent can efficiently seek a solution for each feasible problem by generating states (i.e., candidate solutions) following a learned policy. Since the sequence of feasible regions is designed to approach an optimal solution to our main problem, the RL agent can find a near-optimal solution by sequentially tackling the feasible problems. Remarkably, using better initial points (or states), our approach is more efficient than directly solving the last feasible problem. Furthermore, we introduce an adaptive action space in our RL framework, which can dynamically modulate the size of the action space elements. The proposed method provides an effective and stable design of various analog circuits, overcoming their traditionally low productivity due to reliance on human expertise and time-consuming simulations to handle uncertainties. We verify the effectiveness of our algorithm via experiments with various analog circuit topologies.
引用
收藏
页码:104473 / 104489
页数:17
相关论文
共 50 条
  • [21] Design of Cryo-CMOS Analog Circuits using the Gm/ID Approach
    Enz, Christian
    Han, Hung-Chi
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [22] Systematic design and optimization of operational transconductance amplifier using gm/ID design methodology
    Sabry, Mostafa N.
    Omran, Hesham
    Dessouky, Mohamed
    MICROELECTRONICS JOURNAL, 2018, 75 : 87 - 96
  • [23] Efficient Methodology for Testable Reversible Sequential Circuit Design
    Banik, Debajyoty
    PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
  • [24] Analog circuit design via geometric programming
    Hershenson, MD
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (02): : 298 - 310
  • [25] Design technique for regulated cascode transimpedance amplifier using Gm/ID methodology
    Elbadry, Motaz M.
    Makkey, Mostafa Y.
    Abdelgawad, Mohamed
    Atef, Mohamed
    MICROELECTRONICS JOURNAL, 2020, 95
  • [26] Inversion coefficient optimization based Analog/RF circuit design automation
    Afacan, Engin
    MICROELECTRONICS JOURNAL, 2019, 83 : 86 - 93
  • [27] A Review of Machine Learning Techniques in Analog Integrated Circuit Design Automation
    Mina, Rayan
    Jabbour, Chadi
    Sakr, George E.
    ELECTRONICS, 2022, 11 (03)
  • [28] Analog circuit design methodology in a low power RISC microprocessor
    Ishibashi, K
    Higuchi, H
    Shimbo, T
    Uchiyama, K
    Shiozawa, K
    Hashimoto, N
    Ikeda, S
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 20 (02) : 85 - 94
  • [29] Analog Circuit Design Methodology in a Low Power RISC Microprocessor
    Koichiro Ishibashi
    Hisayuki Higuchi
    Toshinobu Shimbo
    Kunio Uchiyama
    Kenji Shiozawa
    Naotaka Hashimoto
    Shuji Ikeda
    Analog Integrated Circuits and Signal Processing, 1999, 20 : 85 - 94
  • [30] Estimating the Impact of Methodology on Analog Integrated Circuit Design Time
    Jalas, Panu
    Rahkonen, Timo
    IEEE DESIGN & TEST, 2017, 34 (01) : 35 - 46