Flexible High-Level Synthesis Library for Linear Transformations

被引：3

作者：

Zhao, Wuqiong ^{[1
,2
]}

Li, Changhan ^{[1
,2
]}

Ji, Zhenhao ^{[1
,2
]}

Guo, Zhichen ^{[1
,2
]}

Chen, Xuanbo ^{[1
,2
]}

You, You ^{[1
,2
]}

Huang, Yongming ^{[1
,2
]}

You, Xiaohu ^{[1
,2
]}

Zhang, Chuan ^{[1
,2
]}

机构：

[1] Southeast Univ, LEADS, Natl Mobile Commun Res Lab, Nanjing 211100, Peoples R China

[2] Southeast Univ, Frontiers Sci Ctr Mobile Informat Commun & Secur, Nanjing 211100, Peoples R China

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2024年 / 71卷 / 07期

关键词：

Libraries; Hardware; Fires; Random access memory; Signal processing algorithms; C plus plus languages; Tensors; High-level synthesis (HLS); linear transformations; compressed sensing; hardware implementation; field programmable gate array (FPGA); MATRICES;

D O I：

10.1109/TCSII.2024.3366282

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Despite decades pursuing efficient hardware design for signal processing based on linear algebra, traditional hardware description languages (HDLs)-based design workflows remain challenging and time-consuming. High-level synthesis (HLS) provides an easier approach but still requires thorough designs of basic modules concerning linear transformations to achieve acceptable hardware efficiency. To simplify the HLS workflow, we propose the FLAMES library, which provides efficient ready-to-use linear transformation modules. Users can implement algorithms with significantly higher code-writing efficiency via the FLAMES library. We demonstrate its effectiveness by implementing the orthogonal matching pursuit list (OMPL) algorithm for compressed sensing in FPGA, achieving 1.56 x and 1.12 x throughput/slice compared with traditional HLS for the sequential and parallel architecture, respectively.

引用

页码：3348 / 3352

页数：5

共 50 条

[31] Performing high-level synthesis via program transformations within a theorem power
Blumenrohr, C
Eisenbiegler, D
24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 34 - 37
[32] Invited: ScaleHLS: A Scalable High-Level Synthesis Framework with Multi-level Transformations and Optimizations
Ye, Hanchen
Jun, HyeGang
Jeong, Hyunmin
Neuendorffer, Stephen
Chen, Deming
PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 1355 - 1358
[33] Separation Logic-Assisted Code Transformations for Efficient High-Level Synthesis
Winterstein, Felix
Bayliss, Samuel
Constantinides, George A.
2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, : 1 - 8
[34] An approach to high-level synthesis system validation using formally verified transformations
Radhakrishnan, R
Teica, E
Vemuri, R
IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2000, : 80 - 85
[35] Leakage power in optimization with dual-Vth library high-level synthesis
Tang, XY
Zhou, H
Banerjee, P
42nd Design Automation Conference, Proceedings 2005, 2005, : 202 - 207
[36] High-level library mapping for arithmetic components
Jha, PK
Dutt, ND
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (02) : 157 - 169
[37] Omnidirectional Background Scrolling in High-Level Synthesis Oriented Game Programing Library
Lee, Kilryong
Yamawaki, Akira
2021 IEEE REGION 10 CONFERENCE (TENCON 2021), 2021, : 140 - 144
[38] SENAC - A HIGH-LEVEL INTERFACE FOR THE NAG LIBRARY
BROUGHAN, KA
ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 1991, 17 (04): : 462 - 480
[39] HIGH-LEVEL NETS AND LINEAR LOGIC
LILIUS, J
LECTURE NOTES IN COMPUTER SCIENCE, 1992, 616 : 310 - 321
[40] Validating High-Level Synthesis
Kundu, Sudipta
Lerner, Sorin
Gupta, Rajesh
COMPUTER AIDED VERIFICATION, 2008, 5123 : 459 - 472

← 1 2 3 4 5 →