RISC-V based SoC Platform for Neural Network Acceleration

被引:1
|
作者
Rodriguez, Nicolas [1 ,3 ]
Gigena Ivanovich, Diego [1 ,3 ]
Villemur, Martin [1 ]
Julian, Pedro [2 ,3 ]
机构
[1] Silicon Austria Labs, Altenberger Str 66c, Linz, Austria
[2] Univ Nacl Sur IIIE DIEC, RA-800 Bahia Blanca, Buenos Aires, Argentina
[3] JKU LIT SAL eSPML Lab, Bahia Blanca, Buenos Aires, Argentina
关键词
Neuromorphic Computing; Neural Network Accelerators; Digital Architectures;
D O I
10.1109/CAE59785.2024.10487148
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The increasing demand of intelligent devices on resource constrained platforms requires neuromorphic accelerators that can compute several and complex operations while being low power and energy efficient. Symmetric Simplicial operations have compact and low power hardware implementations, making them promising solution to the trade-off between energy efficiency and computational power. This paper presents DIGINEURON V2, the latest System on Chip (SoC) fabricated within the internal research project DIGINEURON that works as a testbed for Neuromorphic Deep Neural Network cores. DIGINEURON V2 is a 1.25x1.25 mm(2) chip in TSMC 65nm CMOS technology, and presents an AMBA AHB 64-bit bus, an open source RISC-V 32bit processor, and 32KB SRAM, among other peripherals such as interfaces, DMA controller, and an improved version of the Channel-wise Symmetric Simplicial (SymSim) accelerator. This new iteration achieves better power/energy efficiency compared to the previous prototype because of clock gating techniques, the new peripherals and improved SymSim engine.
引用
收藏
页码:142 / 147
页数:6
相关论文
共 50 条
  • [41] GAP-8: A RISC-V SoC for AI at the Edge of the IoT
    Flamand, Eric
    Rossi, Davide
    Conti, Francesco
    Loi, Igor
    Pullini, Antonio
    Rotenberg, Florent
    benini, Luca
    2018 IEEE 29TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2018, : 69 - 72
  • [42] Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality With At-MRAM Neural Engine
    Prasad, Arpan Suravi
    Scherer, Moritz
    Conti, Francesco
    Rossi, Davide
    Mauro, Alfio Di
    Eggimann, Manuel
    Gomez, Jorge Tomas
    Li, Ziyun
    Sarwar, Syed Shakib
    Wang, Zhao
    De Salvo, Barbara
    Benini, Luca
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (07) : 2055 - 2069
  • [43] Developing an AI IoT application with open software on a RISC-V SoC
    Torres-Sanchez, Enrique
    Alastruey-Benede, Jesus
    Torres-Moreno, Enrique
    2020 XXXV CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2020,
  • [44] RISC-V FPGA Platform toward ROS-based Robotics Application
    Lee, Jaewon
    Chen, Hanning
    Young, Jeffrey
    Kim, Hyesoon
    2020 30TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2020, : 370 - 370
  • [45] An FPGA-based RFID Baseband Processor using a RISC-V Platform
    Ishimaru, Pedro J. A.
    Ferreira, Antonyus P. A.
    Ogg, Vanessa O.
    Accetti, Cecil R. A. M.
    Barros, Edna N. S.
    2018 31ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2018,
  • [46] RISC-V Based Hardware Acceleration of Interval Contractor Primitives in the Context of Mobile Robotics
    Filiol, Pierre
    Bollengier, Theotime
    Jaulin, Luc
    Le Lanne, Jean-Christophe
    ACTA CYBERNETICA, 2024, 26 (04): : 889 - 912
  • [47] RIVL: A Low-Cost SoC Agile Development Platform for Multiple RISC-V Processors Design and Verification
    Xu, Lida
    Cao, Zewen
    Zhao, Hualong
    Peng, Zhuo
    Miao, Yuchi
    Zhuang, Chunan
    Ruan, Hongrui
    Dong, Yuying
    Zeng, Chuanbin
    Li, Bo
    Luo, Jiajun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024,
  • [48] Hardware/Software Co-Design of Cryptographic SoC Based on RISC-V Virtual Prototype
    Zheng, Xin
    Wu, Junwei
    Lin, Xian
    Gao, Huaien
    Cai, Suting
    Xiong, Xiaoming
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (09) : 3624 - 3628
  • [49] A Hardware Platform for Ensuring OS Kernel Integrity on RISC-V
    Kwon, Donghyun
    Hwang, Dongil
    Paek, Yunheung
    ELECTRONICS, 2021, 10 (17)
  • [50] Developing a Multicore Platform Utilizing Open RISC-V Cores
    Jang, Hyeonguk
    Han, Kyuseung
    Lee, Sukho
    Lee, Jae-Jin
    Lee, Seung-Yeong
    Lee, Jae-Hyoung
    Lee, Woojoo
    IEEE ACCESS, 2021, 9 : 120010 - 120023