RISC-V based SoC Platform for Neural Network Acceleration

被引:1
|
作者
Rodriguez, Nicolas [1 ,3 ]
Gigena Ivanovich, Diego [1 ,3 ]
Villemur, Martin [1 ]
Julian, Pedro [2 ,3 ]
机构
[1] Silicon Austria Labs, Altenberger Str 66c, Linz, Austria
[2] Univ Nacl Sur IIIE DIEC, RA-800 Bahia Blanca, Buenos Aires, Argentina
[3] JKU LIT SAL eSPML Lab, Bahia Blanca, Buenos Aires, Argentina
关键词
Neuromorphic Computing; Neural Network Accelerators; Digital Architectures;
D O I
10.1109/CAE59785.2024.10487148
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The increasing demand of intelligent devices on resource constrained platforms requires neuromorphic accelerators that can compute several and complex operations while being low power and energy efficient. Symmetric Simplicial operations have compact and low power hardware implementations, making them promising solution to the trade-off between energy efficiency and computational power. This paper presents DIGINEURON V2, the latest System on Chip (SoC) fabricated within the internal research project DIGINEURON that works as a testbed for Neuromorphic Deep Neural Network cores. DIGINEURON V2 is a 1.25x1.25 mm(2) chip in TSMC 65nm CMOS technology, and presents an AMBA AHB 64-bit bus, an open source RISC-V 32bit processor, and 32KB SRAM, among other peripherals such as interfaces, DMA controller, and an improved version of the Channel-wise Symmetric Simplicial (SymSim) accelerator. This new iteration achieves better power/energy efficiency compared to the previous prototype because of clock gating techniques, the new peripherals and improved SymSim engine.
引用
收藏
页码:142 / 147
页数:6
相关论文
共 50 条
  • [21] Customized Instruction on RISC-V for Winograd-Based Convolution Acceleration
    Wang, Shihang
    Zhu, Jianghan
    Wang, Qi
    He, Can
    Ye, Terry Tao
    2021 IEEE 32ND INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2021), 2021, : 65 - 68
  • [22] De-RISC: A Complete RISC-V Based Space-Grade Platform
    Wessman, Nils-Johan
    Malatesta, Fabio
    Ribes, Stefano
    Andersson, Jan
    Garcia-Vilanova, Antonio
    Masmano, Miguel
    Nicolau, Vicente
    Gomez, Paco
    Le Rhun, Jimmy
    Alcaide, Sergi
    Cabo, Guillem
    Bas, Francisco
    Benedicte, Pedro
    Mazzocchetti, Fabio
    Abella, Jaume
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 802 - 807
  • [23] RV-GEMM: Neural Network Inference Acceleration with Near-Memory GEMM Instructions on RISC-V
    Wang, Xingbo
    Feng, Chenxi
    Chen, Bingzhen
    Wang, Qi
    Huang, Yucong
    Ye, Terry Tao
    PROCEEDINGS OF THE 21ST ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2024, CF 2024, 2024, : 302 - 305
  • [24] A Heterogeneous RISC-V Based SoC for Secure Nano-UAV Navigation
    Valente, Luca
    Nadalini, Alessandro
    Veeran, Asif Hussain Chiralil
    Sinigaglia, Mattia
    Sa, Bruno
    Wistoff, Nils
    Tortorella, Yvan
    Benatti, Simone
    Psiakis, Rafail
    Kulmala, Ari
    Mohammad, Baker
    Pinto, Sandro
    Palossi, Daniele
    Benini, Luca
    Rossi, Davide
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (05) : 2266 - 2279
  • [25] An FPGA Implementation of a RISC-V Based SoC System for Image Processing Applications
    Gholizadehazari, Erfan
    Ayhan, Tuba
    Ors, Berna
    29TH IEEE CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS (SIU 2021), 2021,
  • [26] Thermal Performance Analysis of Mempool RISC-V Multicore SoC
    Venkateswarlu, Sankatali
    Mishra, Subrat
    Oprins, Herman
    Vermeersch, Bjorn
    Brunion, Moritz
    Han, Jun-Han
    Stan, Mircea R.
    Weckx, Pieter
    Catthoor, Francky
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (11) : 1668 - 1676
  • [27] The Implementation of LeNet-5 with NVDLA on RISC-V SoC
    Feng, Shanggong
    Wu, Junning
    Zhou, Shengang
    Li, Renwei
    PROCEEDINGS OF 2019 IEEE 10TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS 2019), 2019, : 39 - 42
  • [28] Enhanced platform-based interrupt controller for RISC-V MCUs
    Ren, Yang
    Tan, Nianxiong
    MICROELECTRONICS JOURNAL, 2025, 159
  • [29] A Custom Designed RISC-V ISA Compatible Processor for SoC
    Sharat, Kavya
    Bandishte, Sumeet
    Varghese, Kuruvilla
    Bharadwaj, Amrutur
    VLSI DESIGN AND TEST, 2017, 711 : 570 - 577
  • [30] RISC-V Console: A Containerized RISC-V Based Game Console Emulator for Education
    Nitta, Christopher
    Kaloti, Aaron
    Wang, Shuotong
    PROCEEDINGS OF THE 27TH ACM CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, ITICSE 2022, VOL 1, 2022, : 145 - 150