Memory-Centric Computing for Image Classification Using SNN with RRAM

被引:0
|
作者
AbuHamra, Nada [1 ]
Mohammad, Baker [1 ]
机构
[1] Khalifa Univ, Dept Elect Engn & Comp Sci, Abu Dhabi, U Arab Emirates
关键词
AI accelerator; SNN; LIF neuron; RRAM cross-bar; IMC;
D O I
10.1109/AICAS59952.2024.10595912
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Neuromorphic computing, exemplified by spiking neural networks (SNN), seeks to replicate human brain functionality through event-driven processes, encoding information via spikes, and adopting biological learning principles. Its comparative advantage over traditional computing lies in the eventdriven nature of computations, promising notably high energy efficiency. However, the hardware implementation of SNN poses limitations for various applications. This study proposes an In-memory Computing (IMC) approach, utilizing a Resistive RAM-based (RRAM) crossbar array to expedite the SNN algorithm. The investigation scrutinizes the accuracy of three network variants-fp32, fp16, and int8-utilizing different data types. Remarkably, by reducing the datasize to one fourth of the original size, the accuracy increased by 1.17% after retraining. Additionally, quantizing the network from fp32 to 8-bit fixed point, and using an RRAM crossbar array, yielded savings of similar to 1634x in memory access energy, similar to 1636x in memory access latency, and similar to 132x in computations energy. Furthermore, utilizing the RRAM crossbar array for the acceleration of the quantized SNN algorithm yielded similar to 10x reduction in average power consumption per inference, and similar to 159x savings in required area.
引用
收藏
页码:105 / 109
页数:5
相关论文
共 50 条
  • [41] On EDA Solutions for Reconfigurable Memory-Centric AI Edge Applications
    Chen, Hung-Ming
    Hu, Chia-Lin
    Chang, Kang-Yu
    Kuster, Alexandra
    Lin, Yu-Hsien
    Kuo, Po-Shen
    Chao, Wei-Tung
    Lai, Bo-Cheng
    Liu, Chien-Nan
    Jou, Shyh-Jye
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [42] Beyond the Memory Wall: A Case for Memory-centric HPC System for Deep Learning
    Kwon, Youngeun
    Rhu, Minsoo
    2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2018, : 148 - 161
  • [43] An Embedded Memory-Centric Reconfigurable Hardware Accelerator for Security Applications
    Babecki, Christopher
    Qian, Wenchao
    Paul, Somnath
    Karam, Robert
    Bhunia, Swarup
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (10) : 3196 - 3202
  • [44] Memory-Centric Architecture of Neural Processing Unit for Edge Device
    Lee, Eunchong
    Sung, Minyong
    Jang, Sung-Joon
    Park, Jonghee
    Lee, Sang-Seol
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 240 - 241
  • [45] Ghost Routing to Enable Oblivious Computation on Memory-centric Networks
    Ro, Yeonju
    Jin, Seongwook
    Huh, Jaehyuk
    Kim, John
    2021 ACM/IEEE 48TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2021), 2021, : 930 - 943
  • [46] Memory-Centric VDF Graph Transformations for Practical FPGA Implementation
    Milford, Matthew
    McAllister, John
    2012 IEEE 10TH SYMPOSIUM ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA (ESTIMEDIA), 2012, : 12 - 18
  • [47] 81.6 GOPS Object Recognition Processor Based on a Memory-Centric NoC
    Kim, Donghyun
    Kim, Kwanho
    Kim, Joo-Young
    Lee, Seungjin
    Lee, Se-Joong
    Yoo, Hoi-Jun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (03) : 370 - 383
  • [48] Testudo: A Low Latency and High-Efficient Memory-Centric Network Using Optical Interconnect
    Qi, Shixiong
    Gu, Huaxi
    Zhang, Haibo
    Chen, Yawen
    GLOBECOM 2017 - 2017 IEEE GLOBAL COMMUNICATIONS CONFERENCE, 2017,
  • [49] CAPTURE: Memory-Centric Partitioning for Distributed DNN Training with Hybrid Parallelism
    Dreuning, Henk
    Verstoep, Kees
    Bal, Henri E.
    van Nieuwpoort, Rob V.
    2023 IEEE 30TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS, HIPC 2023, 2023, : 76 - 86
  • [50] A 60Gbps DPI Prototype based on Memory-Centric FPGA
    Su, Jinshu
    Chen, Shuhui
    Han, Biao
    Xu, Chengcheng
    Wang, Xin
    PROCEEDINGS OF THE 2016 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '16), 2016, : 627 - 628