Memory-Centric Computing for Image Classification Using SNN with RRAM

被引:0
|
作者
AbuHamra, Nada [1 ]
Mohammad, Baker [1 ]
机构
[1] Khalifa Univ, Dept Elect Engn & Comp Sci, Abu Dhabi, U Arab Emirates
关键词
AI accelerator; SNN; LIF neuron; RRAM cross-bar; IMC;
D O I
10.1109/AICAS59952.2024.10595912
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Neuromorphic computing, exemplified by spiking neural networks (SNN), seeks to replicate human brain functionality through event-driven processes, encoding information via spikes, and adopting biological learning principles. Its comparative advantage over traditional computing lies in the eventdriven nature of computations, promising notably high energy efficiency. However, the hardware implementation of SNN poses limitations for various applications. This study proposes an In-memory Computing (IMC) approach, utilizing a Resistive RAM-based (RRAM) crossbar array to expedite the SNN algorithm. The investigation scrutinizes the accuracy of three network variants-fp32, fp16, and int8-utilizing different data types. Remarkably, by reducing the datasize to one fourth of the original size, the accuracy increased by 1.17% after retraining. Additionally, quantizing the network from fp32 to 8-bit fixed point, and using an RRAM crossbar array, yielded savings of similar to 1634x in memory access energy, similar to 1636x in memory access latency, and similar to 132x in computations energy. Furthermore, utilizing the RRAM crossbar array for the acceleration of the quantized SNN algorithm yielded similar to 10x reduction in average power consumption per inference, and similar to 159x savings in required area.
引用
收藏
页码:105 / 109
页数:5
相关论文
共 50 条
  • [21] Memory-centric video processing
    Beric, Aleksandar
    van Meerbergen, Jef
    de Haan, Gerard
    Sethuraman, Ramanathan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2008, 18 (04) : 439 - 452
  • [22] Memory-centric security architecture
    Shi, Weidong
    Lu, Chenghuai
    Lee, Hsien-Hsin S.
    TRANSACTIONS ON HIGH-PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS I, 2007, 4050 : 95 - +
  • [23] Memory-centric security architecture
    Shi, WD
    Lu, CH
    Lee, HHS
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPLIERS, PROCEEDINGS, 2005, 3793 : 153 - 168
  • [24] MemBox: Shared Memory Device for Memory-Centric Computing Applicable to Deep Learning Problems
    Choi, Yongseok
    Lim, Eunji
    Shin, Jaekwon
    Lee, Cheol-Hoon
    ELECTRONICS, 2021, 10 (21)
  • [25] A Survey on Memory-centric Computer Architectures
    Gebregiorgis, Anteneh
    Hoang Anh Du Nguyen
    Yu, Jintao
    Bishnoi, Rajendra
    Taouil, Mottaqiallah
    Catthoor, Francky
    Hamdioui, Said
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (04)
  • [26] Memory-centric Architecture for Disaggregated Computers
    Ishizaki T.
    Yamabe Y.
    NTT Technical Review, 2021, 19 (07): : 65 - 69
  • [27] Memory-centric architectures: Why and perhaps what
    Burger, D
    Goodman, JR
    INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, PROCEEDINGS, 1998, : 92 - 92
  • [28] ALPHA: A hybrid topology for memory-centric network
    Li, Jiaxiang
    Gu, Huaxi
    Qi, Shixiong
    Wang, Haoran
    Wang, Kang
    IEICE ELECTRONICS EXPRESS, 2019, 16 (04):
  • [29] Memory-centric System Interconnect Design with Hybrid Memory Cubes
    Kim, Gwangsun
    Kim, John
    Ahn, Jung Ho
    Kim, Jaeha
    2013 22ND INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2013, : 145 - 155
  • [30] MPU: Memory-centric SIMT Processor via In-DRAM Near-bank Computing
    Xie, Xinfeng
    Gu, Peng
    Ding, Yufei
    Niu, Dimin
    Zheng, Hongzhong
    Xie, Yuan
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2023, 20 (03)