Ultra-Low Power 9T FinFET Based SRAM Cell for IoT Applications

被引:0
|
作者
Jain, Prashant U. [1 ]
Tomar, V. K. [1 ]
机构
[1] GLA Univ, Dept Elect, Mathura, UP, India
关键词
FinFET; SRAM; CMOS; Energy-Efficient; Performance; Power; ROBUST; DENSITY; READ; TECHNOLOGY; DESIGN;
D O I
10.52783/jes.2762
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The rapid proliferation of Internet of Things (IoT) devices has escalated the demand for energy-efficient memory solutions. The development of SRAM (Static Random-Access Memory) has gathered significant attention, particularly for low-power applications and portable devices. This research introduces a novel approach to ensure robust performance and operational integrity, all while adhering to stringent power constraints amidst process and temperature fluctuations. This quest for alternative nano-devices has been ignited by the scaling and channel control challenges intrinsic to CMOS technology. Among the array of alternatives, including FinFETs, TFETs, and CNTFETs, FinFETs have emerged as strong contenders. FinFET SRAMs contribute to the ongoing drive for electronic devices to become more compact and energy-efficient. They offer a distinct advantage as a promising CMOS substitute, attributed to their high performance, stability, with low power consumption characteristics at the nanoscale. The study proposes an ultra-low power 9T FinFET based SRAM cell meticulously designed for IoT applications. Leveraging the unique attributes of FinFET based 9T cell, the proposed SRAM cell is tailored to achieving minimal power consumption while maintaining inherent stability. The study assesses the performance of the proposed SRAM cells for power dissipation, stability, speed, and energy efficiency, and compares them with existing SRAM structures. The results are obtained through the Monte Carlo simulation technique, which evaluates circuit performance under specified conditions. The study achieves remarkable efficiency gains with 9T SRAM cells compared to other configurations. Additionally, the reduced read and write access times facilitate expedited data retrieval and storage operations.
引用
收藏
页码:2755 / 2770
页数:16
相关论文
共 50 条
  • [21] Power-Gated 9T SRAM Cell for Low-Energy Operation
    Oh, TaeWoo
    Jeong, Hanwool
    Kang, Kyoman
    Park, Juhyun
    Yang, Younghwi
    Jung, Seong-Ook
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 1183 - 1187
  • [22] Low Power FinFET Based 10T SRAM Cell
    Kaur, Navneet
    Pahuja, Hitesh
    Gupta, Neha
    Singh, Balwinder
    Panday, Sudhakar
    2016 2ND IEEE INTERNATIONAL INNOVATIVE APPLICATIONS OF COMPUTATIONAL INTELLIGENCE ON POWER, ENERGY AND CONTROLS WITH THEIR IMPACT ON HUMANITY (CIPECH), 2016, : 227 - 233
  • [23] A Low Power 9T SRAM Cell Design for both Active and Passive Mode
    Upadhyay, P.
    Mandal, Anik
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    2018 15TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY (ECTI-CON), 2018, : 672 - 675
  • [24] A Single-Bitline 9T SRAM for Low-Power Near-Threshold Operation in FinFET Technology
    Abbasian, Erfan
    Gholipour, Morteza
    Birla, Shilpi
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2022, 47 (11) : 14543 - 14559
  • [25] Ultra-Low Power and Ultra-Low Voltage Devices and Circuits for IoT Applications
    Hiramoto, T.
    Takeuchi, K.
    Mizutani, T.
    Ueda, A.
    Saraya, T.
    Kobayashi, M.
    Yamamoto, Y.
    Makiyama, H.
    Yamashita, T.
    Oda, H.
    Kamohara, S.
    Sugii, N.
    Yamaguchi, Y.
    2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 146 - 147
  • [26] A 10T Subthreshold SRAM Cell with Minimal Bitline Switching for Ultra-Low Power Applications
    Swaati
    Das, Bishnu Prasad
    VLSI DESIGN AND TEST, 2017, 711 : 487 - 495
  • [27] A Single-Bitline 9T SRAM for Low-Power Near-Threshold Operation in FinFET Technology
    Erfan Abbasian
    Morteza Gholipour
    Shilpi Birla
    Arabian Journal for Science and Engineering, 2022, 47 : 14543 - 14559
  • [28] OPTIMIZED PROPOSED 9T SRAM CELL
    Madhukar, K.
    Nayak, V. Shiva Prasad
    Ramchander, N.
    Prasad, Govind
    Manjunathachari, K.
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 170 - 174
  • [29] SRAM Cell Optimization for Ultra-Low Power Standby
    Qin, Huifang
    Vattikonda, Rakesh
    Trinh, Thuan
    Cao, Yu
    Rabaey, Jan
    JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (03) : 401 - 411
  • [30] Design of SRAM Cell using FinFET for Low Power Applications
    Vajeer, Shruthi
    Vallab, Lavanya
    Yada, Pravalika
    Vallem, Sharmila
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 243 - 247