High-Precision Mapping and Analysis of Wafer-Scale Distortions in InP Membranes to Si 3D Integration

被引:1
|
作者
Abdi, S. [1 ]
Zozulia, A. [1 ]
Bolk, J. [2 ]
Geluk, E. J. [2 ]
Williams, K. [1 ]
Jiao, Y. [1 ]
机构
[1] Eindhoven Univ Technol, Eindhoven Hendrik Casimir Inst EHCI, NL-5600 MB Eindhoven, Netherlands
[2] Eindhoven Univ Technol, NanolabTUe, NL-5600 MB Eindhoven, Netherlands
来源
IEEE ACCESS | 2024年 / 12卷
基金
欧盟地平线“2020”;
关键词
Adhesive bonding; metrology; 3D integration; overlay lithography; electronics-photonics integration; THERMAL-EXPANSION COEFFICIENT; ADHESIVE; SILICON; LAYER;
D O I
10.1109/ACCESS.2024.3421283
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Heterogeneous integration helps to maximize the performance of photonics or electronics devices by leveraging the strengths of diverse material platforms within a unified process flow. A promising approach is the 3D integration of InP photonic or electronic membranes to other substrate materials containing photonics or electronics ICs via adhesive bonding. However, wafer-scale spatial distortions arising from the bonding process can compromise fabrication. Herein, we used electron-beam metrology to investigate the distortion of InP membranes resulting from wafer-scale bonding with benzocyclobutene (BCB). We measured both the linear and residual components of distortions across the tested wafers. First, bonding of InP substrate with BCB on various carrier substrates (Si, InP, SiC, and glass) was realized, which unveiled post-bonding membrane expansion factors in the range of similar to 0-325 ppm and beyond that for the glass carrier. The diversion of these values from theoretical estimations was linked to the adhesive bonding process. Next, we examined the effect of BCB thickness in the ranges of 1-12 mu m, residual mechanical stress, and the impact of defects on distortions. Using these findings, we experimentally verified that the largest part of distortions can be efficiently pre-compensated to overcome the challenges of multilayer overlay errors in the fabrication of heterogeneously integrated photonic and electronic devices.
引用
收藏
页码:92215 / 92226
页数:12
相关论文
共 50 条
  • [1] Research Toward Wafer-Scale 3D Integration of InP Membrane Photonics With InP Electronics
    Abdi, S.
    Nodjiadjim, V.
    Hersent, R.
    Riet, M.
    Mismer, C.
    de Vries, T.
    Williams, K. A.
    Jiao, Y.
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2024, 37 (03) : 229 - 237
  • [2] Wafer-Scale 3D Integration of InGaAs Image Sensors with Si Readout Circuits
    Chen, C. L.
    Yost, D-R.
    Knecht, J. M.
    Chapman, D. C.
    Oakley, D. C.
    Mahoney, L. J.
    Donnelly, J. P.
    Soares, A. M.
    Suntharalingam, V.
    Berger, R.
    Bolkhovsky, V.
    Hu, W.
    Wheeler, B. D.
    Keast, C. L.
    Shaver, D. C.
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 252 - 255
  • [3] Wafer-scale 3D Integration of 2D Materials
    Das, Saptarshi
    2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,
  • [4] Wafer-scale heterogeneous integration InP on trenched Si with a bubble-free interface
    Lin, Jiajie
    You, Tiangui
    Jin, Tingting
    Liang, Hao
    Wan, Wenjian
    Huang, Hao
    Zhou, Min
    Mu, Fengwen
    Yan, Youquan
    Huang, Kai
    Zhao, Xiaomeng
    Zhang, Jiaxiang
    Wang, Shumin
    Gao, Peng
    Ou, Xin
    APL MATERIALS, 2020, 8 (05)
  • [5] Wafer-Scale 3D Integration of Silicon-on-Insulator RF Amplifiers
    Chen, C. L.
    Chen, C. K.
    Yost, D-R.
    Knecht, J. M.
    Wyatt, P. W.
    Burns, J. A.
    Warner, K.
    Gouker, P. M.
    Healey, P.
    Wheeler, B.
    Keast, C. L.
    2009 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUTS IN RF SYSTEMS, DIGEST OF PAPERS, 2009, : 209 - 212
  • [6] A wafer-scale 3-D circuit integration technology
    Burns, James A.
    Aull, Brian F.
    Chen, Chenson K.
    Chen, Chang-Lee
    Keast, Craig L.
    Knecht, Jeffrey M.
    Suntharalingam, Vyshnavi
    Warner, Keith
    Wyatt, Peter W.
    Yost, Donna-Ruth W.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (10) : 2507 - 2516
  • [7] Planarization yield limiters for wafer-scale 3D ICs
    Gupta, M
    Rajagopalan, G
    Hong, CK
    Lu, JQ
    Rose, K
    Gutmann, RJ
    2002 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2002, : 278 - 283
  • [8] Wafer-scale 3D integration of InGaAs photodiode arrays with Si readout circuits by oxide bonding and through-oxide vias
    Chen, C. L.
    Yost, D. -R.
    Knecht, J. M.
    Wey, J.
    Chapman, D. C.
    Oakley, D. C.
    Soares, A. M.
    Mahoney, L. J.
    Donnelly, J. P.
    Chen, C. K.
    Suntharalingam, V.
    Berger, R.
    Hu, W.
    Wheeler, B. D.
    Keast, C. L.
    Shaver, D. C.
    MICROELECTRONIC ENGINEERING, 2011, 88 (01) : 131 - 134
  • [9] Integration and evaluation of the high-precision MotionCam-3D into a 3D thermography system
    Mendez-Bohorquez, Miguel-David
    Schramm, Sebastian
    Schmoll, Robert
    Kroll, Andreas
    JOURNAL OF SENSORS AND SENSOR SYSTEMS, 2024, 13 (01) : 123 - 133
  • [10] Wafer-Scale Hybrid Integration of InP DFB Lasers on Si Photonics by Flip-Chip Bonding With sub-300 nm Alignment Precision
    Marinins, Aleksandrs
    Hansch, Sebastian
    Sar, Huseyin
    Chancerel, Francois
    Golshani, Negin
    Wang, Hsiao-Lun
    Tsiara, Artemisia
    Coenen, David
    Verheyen, Peter
    Capuz, Giovanni
    De Koninck, Yannick
    Yilmaz, Ozan
    Morthier, Geert
    Schleicher, Filip
    Jamieson, Geraldine
    Smyth, Stuart
    McKee, Andrew
    Ban, Yoojin
    Pantouvaki, Marianna
    La Tulipe, Douglas Charles
    Van Campenhout, Joris
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2023, 29 (06)