共 50 条
- [33] High-throughput hardware-efficient digit-serial architecture for field multiplication over GF(2m) 2007 6TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS & SIGNAL PROCESSING, VOLS 1-4, 2007, : 126 - 130
- [35] Low complexity sequential normal basis multipliers over GF(2m) 16TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2003, : 188 - 195
- [38] A fast digit-serial systolic multiplier for finite field GF(2m) ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1268 - 1271
- [39] A New digit-serial systolic multiplier for finite fields GF(2m) 2001 INTERNATIONAL CONFERENCES ON INFO-TECH AND INFO-NET PROCEEDINGS, CONFERENCE A-G: INFO-TECH & INFO-NET: A KEY TO BETTER LIFE, 2001, : E128 - E133
- [40] Unified digit-serial multiplier/inverter in finite field GF(2m) 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, 2008, : 72 - 75