Efficient Subquadratic Space Complexity Digit-Serial Multipliers over GF(2m) based on Bivariate Polynomial Basis Representation

被引:0
|
作者
Lee, Chiou-Yng [1 ]
Xie, Jiafeng [2 ]
机构
[1] Lunghwa Univ Sci & Technol, Comp Informat & Network Engn, Taoyuan 333, Taiwan
[2] Villanova Univ, Elect & Comp Engn, Villanova, PA 19010 USA
关键词
LOW-AREA; PARALLEL;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Digit-serial finite field multipliers over GF(2(m)) with subquadratic space complexity are critical components to many applications such as elliptic curve cryptography. In this paper, we propose a pair of novel digit-serial multipliers based on bivariate polynomial basis (BPB). Firstly, we have proposed a novel digit-serial BPB multiplication algorithm based on a new decomposition strategy. Secondly, the proposed algorithm is properly mapped into a pair of pipelined and non-pipelined digit-serial multipliers. Lastly, through the detailed complexity analysis and comparison, the proposed designs are found to have less area-time complexities than the competing ones.
引用
收藏
页码:253 / 258
页数:6
相关论文
共 50 条
  • [31] Novel Hybrid-Size Digit-Serial Systolic Multiplier over GF(2m)
    Hu, Zhenji
    Xie, Jiafeng
    SYMMETRY-BASEL, 2018, 10 (11):
  • [32] Unified and Scalable Digit-Serial Systolic Array for Multiplication and Division Over GF (2m)
    Ibrahim, Atef
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (07) : 1546 - 1549
  • [33] High-throughput hardware-efficient digit-serial architecture for field multiplication over GF(2m)
    Meher, P. K.
    2007 6TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS & SIGNAL PROCESSING, VOLS 1-4, 2007, : 126 - 130
  • [34] Novel GF(2m) Digit-Serial PISO Multipliers for the Self-Dual Gaussian Normal Bases
    El-Razouk, Hayssam
    Kotha, Kirthi
    Puligunta, Mahidhar
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (10) : 1732 - 1746
  • [35] Low complexity sequential normal basis multipliers over GF(2m)
    Reyhani-Masoleh, A
    Hasan, MA
    16TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2003, : 188 - 195
  • [36] Low-Complexity Digit-Serial Multiplier Over GF(2m) Based on Efficient Toeplitz Block Toeplitz Matrix-Vector Product Decomposition
    Lee, Chiou-Yng
    Meher, Pramod Kumar
    Fan, Chia-Chen
    Yuan, Shyan-Ming
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (02) : 735 - 746
  • [37] Dual basis digit serial GF(2m) multiplier
    Ibrahim, MK
    Aggoun, A
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2002, 89 (07) : 517 - 523
  • [38] A fast digit-serial systolic multiplier for finite field GF(2m)
    Kim, Chang Hoon
    Kwon, Soonhak
    Hong, Chun Pyo
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1268 - 1271
  • [39] A New digit-serial systolic multiplier for finite fields GF(2m)
    Kim, KW
    Lee, KJ
    Yoo, KY
    2001 INTERNATIONAL CONFERENCES ON INFO-TECH AND INFO-NET PROCEEDINGS, CONFERENCE A-G: INFO-TECH & INFO-NET: A KEY TO BETTER LIFE, 2001, : E128 - E133
  • [40] Unified digit-serial multiplier/inverter in finite field GF(2m)
    Fan, Junfeng
    Verbauwhede, Ingrid
    2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, 2008, : 72 - 75