Measurement of Aging Effect on an Analog Computing-In-Memory Macro in 28nm CMOS

被引：0

作者：

Wang, Wei-Chun ^{[1
]}

Zhang, Shida ^{[1
]}

Sharma, Sudarshan ^{[1
]}

Lee, Minah ^{[1
]}

Mukhopadhyay, Saibal ^{[1
]}

机构：

[1] Georgia Inst Technol, Sch ECE, Atlanta, GA 30332 USA

来源：

2024 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS 2024 | 2024年

关键词：

Aging; Hot Carrier Injection (HCI); Compute-In-Memory (CIM); Negative Bias Temperature Instability (NBTI);

D O I：

10.1109/IRPS48228.2024.10529313

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This paper characterizes the aging effect in an 8T-SRAM-based Analog Computing-In-Memory (ACIM) circuit. The measurement results from a 28nm CMOS test chip show that Hot Carrier Injection (HCI) in the 2T path and Negative Bias Temperature Instability (NBTI) in the current mirrors increase computation errors in ACIM and reduce its power efficiency. In addition, a lower Hamming Weight (HW) of the columns and higher analog input lead to stronger aging degradation.

引用

页数：4

共 50 条

[31] A 14.7GHz Wideband 28nm CMOS Ring VCO
Abdo, Ibrahim
Abugharbieh, Khaldoon
2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 909 - 912
[32] An F-band Active Phase Shifter in 28nm CMOS
De Wit, Maxime
Reynaert, Patrick
2017 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2017, : 961 - 964
[33] Calibration Mechanism for Input/Output Termination Resistance in 28nm CMOS
Yan, Zhanke
Zhang, Chunming
Wang, Menghai
Cao, Yuan
2018 3RD IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2018, : 42 - 46
[34] Comparative Analysis of Various Adder Architectures on 28nm CMOS Technology
Misra, Aishani
Birla, Shilpi
Singh, Neha
PROCEEDINGS OF THE 7TH INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM-2020), 2019, : 73 - 76
[35] NICKEL SILICIDE ANNEAL PROCESS RESEARCH FOR 28NM CMOS NODE
Wen, Zhenping
Cheng, Xinhua
Fang, Jingxun
2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
[36] Hot-Carrier and BTI Damage Distinction for High Performance Digital Application in 28nm FDSOI and 28nm LP CMOS nodes
Bravaix, A.
Saliva, M.
Cacho, F.
Federspiel, X.
Ndiaye, C.
Mhira, S.
Kussener, E.
Pauly, E.
Huard, V.
2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 43 - 46
[37] 8T-SRAM Computing-in-Memory Macro with Bitline Leakage Compensation
Peng, Chunyu
Chen, Junbo
Zhao, Mengyi
Lu, Wenjuan
Lin, Zhiting
Hao, Licai
Li, Xin
Dai, Chenghu
Wu, Xiulong
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2025,
[38] Resistive Switching Non-volatile Memory Feasible for 28nm and Beyond Embedded Logic CMOS Technology
Chung, Steve S.
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 166 - 169
[39] NavCim: Comprehensive Design Space Exploration for Analog Computing-in-Memory Architectures
Park, Juseong
Kim, Boseok
Sung, Hyojin
PROCEEDINGS OF THE 2024 THE INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PACT 2024, 2024, : 168 - 182
[40] A 28-nm 16-kb Aggregation and Combination Computing-in-Memory Macro With Dual-Level Sparsity Modulation and Sparse-Tracking ADCs for GCNs
Zhang, Zhaoyang
Zhang, Yanqi
Liu, Feiran
Liu, Zhichao
Gao, Yinhai
Ma, Yuchen
Zhang, Yutong
Guo, An
Xiong, Tianzhu
Chen, Jinwu
Chen, Xi
Wang, Bo
Tang, Yuchen
Yang, Jun
Si, Xin
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2025, 60 (03) : 949 - 962

← 1 2 3 4 5 →