Development of a high-performance arithmetic and logic unit for efficient digital signal processing based on reversible logic and quantum dots

被引:0
|
作者
Jun, Hu [1 ]
Wei, Xiao [1 ]
Anbar, Mohammad [2 ,3 ]
机构
[1] Yiyang Cent Hosp, Dept Cardiac Surg, Yiyang, Hunan, Peoples R China
[2] Tartous Univ, Commun Technol Engn Dept, Tartous, Syria
[3] Gulf Univ Sci & Technol, Dept Math & Nat Sci, Mishref Campus, Kuwait, Kuwait
关键词
CELLULAR-AUTOMATA; FULL-ADDER; DESIGN; QCA; IMPLEMENTATION;
D O I
10.1063/5.0189719
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Digital Signal Processing (DSP) finds a wide range of applications in various fields, including telecommunications, audio and video processing, biomedical engineering, radar systems, and image processing. Previous DSP designs faced limitations in available processing power and computational resources. Insufficient processing power could result in slower execution times, an inability to handle complex algorithms, or limited capacity to process high-speed or large-scale signals. As the demand for minimal power consumption in DSP circuits continues to grow, reversible logic and quantum-dot cellular automata (QCA) have emerged as promising technologies due to their inherent ability to reduce energy loss. Within this landscape, the arithmetic and logic unit (ALU) plays a vital role in complex circuitry, serving as a key component in digital signal processing applications. However, challenges persist, including high quantum cost and the need to limit the number of cells in the ALU design. To address these challenges, our research aims to develop an efficient ALU by integrating reversible logic and QCA technology. Our focus will be on generating essential components, such as Feynman gates, Fredkin gates, and full adder circuits, which serve as foundational building blocks for reversible logic and QCA designs. These components will be combined to construct a comprehensive ALU capable of performing 20 different operations. Our implementation efforts will be centered around QCADesigner, with a specific emphasis on digital signal processing systems that prioritize energy efficiency and optimal utilization of occupied areas.
引用
收藏
页数:9
相关论文
共 50 条
  • [31] Energy Efficient And High Performance 64-bit Arithmetic Logic Unit Using 28nm Technology
    Murgai, Shruti
    Gupta, Ashutosh
    Muthukrishnan, Gayathri
    2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 453 - 456
  • [32] high-level power optimization for digital signal processing in reconfigurable logic
    Clarke, Jonathan A.
    Constantinides, George A.
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 941 - +
  • [33] A Multiple Input Floating Gate Based Arithmetic Logic Unit with a Feedback Loop for Digital Calibration
    Zhao, Zhou
    Sriyastava, Ashok
    Peng, Lu
    Mohanty, Saraju P.
    JOURNAL OF LOW POWER ELECTRONICS, 2018, 14 (04) : 535 - 547
  • [34] High performance rapid single-flux fl ux-quantum bit-slice arithmetic logic unit
    Ren, Jing
    Qu, Pei-Yao
    Yang, Jia-Hong
    Zheng, Xiang-Yu
    Zhang, Hui
    Ren, Jie
    Tang, Guang-Ming
    SUPERCONDUCTIVITY, 2024, 11
  • [35] Design techniques for high-performance, energy-efficient control logic
    Ko, U
    Hill, A
    Balsara, PT
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 97 - 100
  • [36] High-performance digital logic implementation approach using novel Memristor-based multiplexer
    Karimi, Ahmad
    Rezai, Abdalhossein
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (12) : 1933 - 1947
  • [37] ASIC TECHNIQUES FOR HIGH-PERFORMANCE DIGITAL SIGNAL-PROCESSING
    SMITH, SG
    MORGAN, RW
    PAYNE, J
    ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1991, 46 (1-2): : 40 - 48
  • [38] High-performance multiplexer-based logic synthesis using pass-transistor logic
    Hsiao, SF
    Yeh, JS
    Chen, DY
    VLSI DESIGN, 2002, 15 (01) : 417 - 426
  • [39] High-performance multiplexer-based logic synthesis using pass-transistor logic
    Hsiao, SF
    Yeh, JS
    Chen, DY
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 325 - 328
  • [40] T-count and T-depth efficient fault-tolerant quantum arithmetic and logic unit
    Keshavarz, Sarallah
    Reshadinezhad, Mohammad Reza
    Moghimi, Shekoofeh
    QUANTUM INFORMATION PROCESSING, 2024, 23 (07)