Development of a high-performance arithmetic and logic unit for efficient digital signal processing based on reversible logic and quantum dots

被引:0
|
作者
Jun, Hu [1 ]
Wei, Xiao [1 ]
Anbar, Mohammad [2 ,3 ]
机构
[1] Yiyang Cent Hosp, Dept Cardiac Surg, Yiyang, Hunan, Peoples R China
[2] Tartous Univ, Commun Technol Engn Dept, Tartous, Syria
[3] Gulf Univ Sci & Technol, Dept Math & Nat Sci, Mishref Campus, Kuwait, Kuwait
关键词
CELLULAR-AUTOMATA; FULL-ADDER; DESIGN; QCA; IMPLEMENTATION;
D O I
10.1063/5.0189719
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Digital Signal Processing (DSP) finds a wide range of applications in various fields, including telecommunications, audio and video processing, biomedical engineering, radar systems, and image processing. Previous DSP designs faced limitations in available processing power and computational resources. Insufficient processing power could result in slower execution times, an inability to handle complex algorithms, or limited capacity to process high-speed or large-scale signals. As the demand for minimal power consumption in DSP circuits continues to grow, reversible logic and quantum-dot cellular automata (QCA) have emerged as promising technologies due to their inherent ability to reduce energy loss. Within this landscape, the arithmetic and logic unit (ALU) plays a vital role in complex circuitry, serving as a key component in digital signal processing applications. However, challenges persist, including high quantum cost and the need to limit the number of cells in the ALU design. To address these challenges, our research aims to develop an efficient ALU by integrating reversible logic and QCA technology. Our focus will be on generating essential components, such as Feynman gates, Fredkin gates, and full adder circuits, which serve as foundational building blocks for reversible logic and QCA designs. These components will be combined to construct a comprehensive ALU capable of performing 20 different operations. Our implementation efforts will be centered around QCADesigner, with a specific emphasis on digital signal processing systems that prioritize energy efficiency and optimal utilization of occupied areas.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] High frequency operation of a rapid single flux quantum arithmetic and logic unit
    Kim, J. Y.
    Kang, J. H.
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2006, 48 (05) : 1004 - 1007
  • [22] Reconfigurable modular arithmetic logic unit supporting high-performance RSA and ECC over GF(p)
    Sakiyama, K.
    Mentens, N.
    Batina, L.
    Preneel, B.
    Verbauwhede, I.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2007, 94 (05) : 501 - 514
  • [23] High-performance FFT processing using reconfigurable logic
    Szedo, G
    Yang, V
    Dick, C
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1353 - 1356
  • [24] Design and Implementation of Arithmetic and Logic Unit (ALU) using Novel Reversible Gates in Quantum Cellular Automata
    Kamaraj, A.
    Marichamy, P.
    2017 4TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION SYSTEMS (ICACCS), 2017,
  • [25] Efficient Adaptive RLFIR Filter based on Distributed Arithmetic Logic Using Reversible gates
    Durga, K.
    Sivagami, A.
    PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
  • [26] Design of novel area-efficient coplanar reversible arithmetic and logic unit with an energy estimation in quantum-dot cellular automata
    Rama Krishna Reddy Venna
    G. Durga Jayakumar
    The Journal of Supercomputing, 2023, 79 : 1908 - 1925
  • [27] Design of novel area-efficient coplanar reversible arithmetic and logic unit with an energy estimation in quantum-dot cellular automata
    Venna, Rama Krishna Reddy
    Jayakumar, G. Durga
    JOURNAL OF SUPERCOMPUTING, 2023, 79 (02): : 1908 - 1925
  • [28] Design of an Efficient Multilayer Arithmetic Logic Unit in Quantum-Dot Cellular Automata (QCA)
    Babaie, Shahram
    Sadoghifar, Ali
    Bahar, Ali Newaz
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (06) : 963 - 967
  • [29] Toward High-Performance Digital Logic Technology with Carbon Nanotubes
    Tulevski, George S.
    Franklin, Aaron D.
    Frank, David
    Lobez, Jose M.
    Cao, Qing
    Park, Hongsik
    Afzali, Ali
    Han, Shu-Jen
    Hannon, James B.
    Haensch, Wilfried
    ACS NANO, 2014, 8 (09) : 8730 - 8745
  • [30] Logic synthesis of binary, carry-save and mixed-radix arithmetic for digital signal processing
    Bitterlich, SJ
    Meyr, H
    VLSI SIGNAL PROCESSING, IX, 1996, : 243 - 252