HISPE: High-Speed Configurable Floating-Point Multi-Precision Processing Element

被引:0
|
作者
Tejas, B. N. [1 ]
Bhatia, Rakshit [1 ]
Rao, Madhav [1 ]
机构
[1] IIIT Bangalore, Bangalore, Karnataka, India
关键词
Floating Point (FP); Processing Element (PE); TensorFloat-32 (TF32); BrainFloat-16 (BF16); High-Performance Computing (HPC); Multiply-Accumulate (MAC);
D O I
10.1109/ISQED60706.2024.10528733
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multiple precision modes are needed for a floating-point processing element (PE) because they provide flexibility in handling different types of numerical data with varying levels of precision and performance metrics. Performing high-precision floating-point operations has the benefits of producing highly precise and accurate results while allowing for a greater range of numerical representation. Conversely, low-precision operations offer faster computation speeds and lower power consumption. In this paper, we propose a configurable multi-precision processing element (PE) which supports Half Precision, Single Precision, Double Precision, BrainFloat-16 (BF-16) and TensorFloat-32 (TF-32). The design is realized using GPDK 45 nm technology and operated at 281.9 MHz clock frequency. The design was also implemented on Xilinx ZCU104 FPGA evaluation board. Compared with previous state-of-the-art (SOTA) multi-precision PEs, the proposed design supports two more floating point data formats namely BF-16 and TF-32. It achieves the best energy performance with 2368.91 GFLOPS/W and offers 63% improvement in operating frequency with comparable footprint and power metrics.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] Low power techniques on a high speed floating-point adder design
    Zhang, Ge
    Huang, Kun
    Shen, Haihua
    Zhang, Feng
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATION TECHNOLOGY, PROCEEDINGS, 2007, : 241 - +
  • [42] Synthesize of High Speed Floating-point Multipliers Based on Vedic Mathematics
    Anjana, S.
    Pradeep, C.
    Samuel, Philip
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 1294 - 1302
  • [43] High Performance High-Precision Floating-Point Operations on FPGAs using OpenCL
    Nakasato, Naohito
    Daisaka, Hiroshi
    Ishikawa, Tadashi
    2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), 2018, : 265 - 268
  • [44] A Loop-aware Autotuner for High-Precision Floating-point Applications
    Gu, Ruidong
    Beata, Paul
    Becchi, Michela
    2020 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS), 2020, : 285 - 295
  • [45] SCIENTIFIC PROCESSING IN ISO-PASCAL - A PROPOSAL TO GET THE BENEFITS OF MIXED PRECISION FLOATING-POINT
    WICHMANN, BA
    SIGPLAN NOTICES, 1989, 24 (06): : 20 - 22
  • [46] A pipelined area-efficient and high-speed reconfigurable processor for floating-point FFT/IFFT and DCT/IDCT computations
    Wang, Mingyu
    Wang, Fang
    Wei, Shaojun
    Li, Zhaolin
    MICROELECTRONICS JOURNAL, 2016, 47 : 19 - 30
  • [47] A Reconfigurable Floating-Point Division and Square Root Architecture for High-Precision Softmax
    Fang, Xiwei
    Wang, Yuhan
    Chen, Lei
    An, Fengwei
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025,
  • [48] Implementation of Vector Floating-point processing unit on FPGAs for high performance computing
    Chen, Shi
    Venkatesan, Ramachandran
    Gillard, Paul
    2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 840 - 844
  • [49] Low-Power High Precision Floating-Point Divider With Bidimensional Linear Approximation
    Meo, Gennaro Di
    Strollo, Antonio Giuseppe Maria
    De Caro, Davide
    Tegazzini, Luca
    Napoli, Ettore
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025, 72 (02) : 882 - 895
  • [50] Test generation methodology for high-speed floating point adders
    Xenoulis, G
    Psarakis, M
    Gizopoulos, D
    Paschalis, A
    11th IEEE International On-Line Testing Symposium, 2005, : 227 - 232