共 50 条
- [22] Low-latency High-throughput Multi-precision Fused Floating-point Division and Square-root Unit Design 2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,
- [23] Run-time reconfigurable multi-precision floating point multiplier design for high speed, low-power applications 2ND INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN) 2015, 2015, : 902 - 907
- [26] Design and implementation of a GaAs systolic floating-point processing element IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (05): : 325 - 330
- [27] Design and Implementation of Accuracy Configurable Multi-Precision Multiplier Architecture for Signal Processing Applications 2018 IEEE RECENT ADVANCES IN INTELLIGENT COMPUTATIONAL SYSTEMS (RAICS), 2018, : 89 - 93
- [28] High-speed, area-efficient FPGA-based floating-point multiplier ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 274 - 277
- [29] High-Speed Single Precision Floating Point Multiplier using CORDIC Algorithm 2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018), 2018, : 135 - 141
- [30] Low-Latency Bit-Accurate Architecture for Configurable Precision Floating-Point Division APPLIED SCIENCES-BASEL, 2021, 11 (11):