Deep random forest with ferroelectric analog content addressable memory

被引:2
|
作者
Yin, Xunzhao [1 ,2 ]
Mueller, Franz [3 ]
Laguna, Ann Franchesca [4 ]
Li, Chao [1 ]
Huang, Qingrong [1 ]
Shi, Zhiguo [1 ,2 ]
Lederer, Maximilian [3 ]
Laleni, Nellie [3 ]
Deng, Shan [5 ]
Zhao, Zijian [5 ]
Imani, Mohsen [6 ]
Shi, Yiyu [5 ]
Niemier, Michael [5 ]
Hu, Xiaobo Sharon [5 ]
Zhuo, Cheng [1 ,2 ]
Kaempfe, Thomas [3 ]
Ni, Kai [5 ]
机构
[1] Zhejiang Univ, Hangzhou, Zhejiang, Peoples R China
[2] Key Lab CS&AUS Zhejiang Prov, Hangzhou, Peoples R China
[3] Fraunhofer IPMS, Dresden, Germany
[4] De La Salle Univ, Manila, Philippines
[5] Univ Notre Dame, Notre Dame, IN 46614 USA
[6] Univ Calif Irvine, Irvine, CA 92697 USA
来源
SCIENCE ADVANCES | 2024年 / 10卷 / 23期
关键词
INFERENCE; EDGE;
D O I
10.1126/sciadv.adk8471
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
Deep random forest (DRF), which combines deep learning and random forest, exhibits comparable accuracy, interpretability, low memory and computational overhead to deep neural networks (DNNs) in edge intelligence tasks. However, efficient DRF accelerator is lagging behind its DNN counterparts. The key to DRF acceleration lies in realizing the branch-split operation at decision nodes. In this work, we propose implementing DRF through associative searches realized with ferroelectric analog content addressable memory (ACAM). Utilizing only two ferroelectric field effect transistors (FeFETs), the ultra-compact ACAM cell performs energy-efficient branch-split operations by storing decision boundaries as analog polarization states in FeFETs. The DRF accelerator architecture and its model mapping to ACAM arrays are presented. The functionality, characteristics, and scalability of the FeFET ACAM DRF and its robustness against FeFET device non-idealities are validated in experiments and simulations. Evaluations show that the FeFET ACAM DRF accelerator achieves similar to 10(6)x/10x and similar to 10(6)x/2.5x improvements in energy and latency, respectively, compared to other DRF hardware implementations on state-of-the-art CPU/ReRAM.
引用
收藏
页数:11
相关论文
共 50 条
  • [21] Analog content-addressable memories with memristors
    Li, Can
    Graves, Catherine E.
    Sheng, Xia
    Miller, Darrin
    Foltin, Martin
    Pedretti, Giacomo
    Strachan, John Paul
    NATURE COMMUNICATIONS, 2020, 11 (01)
  • [22] Analog content-addressable memories with memristors
    Can Li
    Catherine E. Graves
    Xia Sheng
    Darrin Miller
    Martin Foltin
    Giacomo Pedretti
    John Paul Strachan
    Nature Communications, 11
  • [23] Lifelong Learning with Monolithic 3D Ferroelectric Ternary Content-Addressable Memory
    Dutta, S.
    Khanna, A.
    Ye, H.
    Sharifi, M. M.
    Kazemi, A.
    San Jose, M.
    Aabrar, K. A.
    Mir, J. G.
    Niemer, M.
    Hu, X. S.
    Datta, S.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [24] Author Correction: Ferroelectric ternary content-addressable memory for one-shot learning
    Kai Ni
    Xunzhao Yin
    Ann Franchesca Laguna
    Siddharth Joshi
    Stefan Dünkel
    Martin Trentzsch
    Johannes Müller
    Sven Beyer
    Michael Niemier
    Xiaobo Sharon Hu
    Suman Datta
    Nature Electronics, 2020, 3 : 130 - 130
  • [25] Ultradense One-Memristor Ternary-Content-Addressable Memory Based on Ferroelectric Diodes
    Zhang, Zhaohao
    Zhang, Fan
    Zhang, Yadong
    Xu, Gaobo
    Wu, Zhenhua
    Zhang, Qingzhu
    Li, Yongliang
    Yin, Huaxiang
    Luo, Jun
    Wang, Wenwu
    Ye, Tianchun
    IEEE ELECTRON DEVICE LETTERS, 2023, 44 (01) : 64 - 67
  • [26] Differentiable Content Addressable Memory with Memristors
    Pedretti, Giacomo
    Graves, Catherine E.
    Van Vaerenbergh, Thomas
    Serebryakov, Sergey
    Foltin, Martin
    Sheng, Xia
    Mao, Ruibin
    Li, Can
    Strachan, John Paul
    ADVANCED ELECTRONIC MATERIALS, 2022, 8 (08)
  • [27] A CONTENT ADDRESSABLE MEMORY FOR DATA COMMUNICATIONS
    GIBBS, DS
    BALL, E
    CALVIGNAC, G
    MICROPROCESSORS AND MICROSYSTEMS, 1992, 16 (02) : 59 - 66
  • [28] CONTENT ADDRESSABLE MEMORY SYSTEM CONCEPTS
    CAMPI, AV
    DUNN, RM
    GRAY, BH
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1965, AES1 (02) : 168 - &
  • [29] Nanoelectronic content-addressable memory
    Matos de Alencar Braga, Bianca Maria
    Guimaraes, Janaina Goncalves
    MICROELECTRONICS JOURNAL, 2014, 45 (08) : 1118 - 1124
  • [30] A versatile content addressable memory architecture
    Yang, Xin
    Sezer, Sakir
    McCanny, John
    Burns, Dwayne
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 215 - 218