Wafer-Scale Al Junction Technology for Superconducting Quantum Circuits

被引:1
|
作者
Schmelz, Matthias [1 ]
Mutsenik, E. [1 ]
Bravin, S. [1 ]
Sultanov, A. [1 ]
Ziegler, M. [1 ]
Huebner, U. [1 ]
Peiselt, K. [1 ,2 ]
Mechold, S. [1 ]
Oelsner, G. [1 ]
Kunert, J. [1 ,3 ]
Stolz, R. [1 ,4 ,5 ]
机构
[1] Leibniz Inst Photon Technol, D-07745 Jena, Germany
[2] Supracon AG, D-07751 Jena, Germany
[3] FLUXONICS, D-34121 Kassel, Germany
[4] Tech Univ Ilmenau, D-98693 Ilmenau, Germany
[5] FLUXONICS, D-98693 Ilmenau, Germany
关键词
Junctions; Josephson junctions; Temperature measurement; Resists; Qubit; Fabrication; Resistance; Al Josephson junctions; circuits fabrication; deep sub-micrometer junctions; Manhattan junction technology; superconducting qubits; transmon qubit;
D O I
10.1109/TASC.2024.3350580
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Josephson tunnel junctions represent a key element in superconducting electronics and quantum circuits. For many years, shadow evaporation by means of Dolan-type bridges has been the state-of-the-art for deep sub- micrometer sized structures. Increasing demand in the number of Josephson junctions, e.g., in qubit circuits and travelling wave parametric amplifiers, requests for a wafer-scale fabrication process with precise control of junction parameters and have led to an advanced lift-off technique called Manhattan-type junction technology in recent years. Herein, we report on the development of a 100 mm wafer-scale fabrication technology for deep sub-micrometer sized Al Josephson junctions with linear dimensions down to 180 nm. The critical current I-C of the junctions ranges from about 10 to 120 nA scaling with their linear dimensions. Low temperature transport measurements as well as room-temperature characterization has been used for I-C and process homogeneity determination of series arrays of up to 50 Josephson junctions. We discuss technology parameters such as yield, on-chip and on-wafer reproducibility of the junction's critical currents as well as main process limitations. Moreover, we present experimental results on the characterization of first transmon-type qubits fabricated using this technology.
引用
收藏
页码:1 / 5
页数:5
相关论文
共 50 条
  • [41] WAFER-SCALE MANUFACTURERS MUST CUT THEIR TEETH ON SIMPLE MEMORY-CIRCUITS
    PANASUK, C
    HAWKINS, R
    ELECTRONIC DESIGN, 1985, 33 (23) : 66 - 66
  • [42] Wafer-Scale Epitaxy of Flexible Nitride Films with Superior Plasmonic and Superconducting Performance
    Zhang, Ruyi
    Li, Xinyan
    Meng, Fanqi
    Bi, Jiachang
    Zhang, Shunda
    Peng, Shaoqin
    Sun, Jie
    Wang, Xinming
    Wu, Liang
    Duan, Junxi
    Cao, Hongtao
    Zhang, Qinghua
    Gu, Lin
    Huang, Liang-Feng
    Cao, Yanwei
    ACS APPLIED MATERIALS & INTERFACES, 2021, 13 (50) : 60182 - 60191
  • [43] Quick and Clean: Stencil Lithography for Wafer-Scale Fabrication of Superconducting Tunnel Junctions
    Savu, Veronica
    Kivioja, Jani
    Ahopelto, Jouni
    Brugger, Juergen
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2009, 19 (03) : 242 - 244
  • [44] THE TRIALS OF WAFER-SCALE INTEGRATION
    MCDONALD, JF
    ROGERS, EH
    ROSE, K
    STECKL, AJ
    IEEE SPECTRUM, 1984, 21 (10) : 32 - 39
  • [45] WAFER-SCALE FACES PESSIMISM
    COLE, BC
    ELECTRONICSWEEK, 1985, 58 (13): : 49 - 53
  • [46] WAFER-SCALE INTEGRATION - FOREWORD
    CHAPMAN, GH
    BREWER, JE
    TEWKSBURY, SK
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1995, 18 (03): : 404 - 405
  • [47] WAFER-SCALE KERNEL TESTING
    CATT, I
    ELECTRONICS & WIRELESS WORLD, 1989, 95 (1638): : 401 - &
  • [48] BARRIERS TO WAFER-SCALE INTEGRATION
    DELANO, N
    COMPUTER, 1979, 12 (07) : 86 - 87
  • [49] WAFER-SCALE TRANSDUCER ARRAYS
    CHAPMAN, GH
    PARAMESWARAN, M
    SYRZYCKI, M
    COMPUTER, 1992, 25 (04) : 50 - 56
  • [50] A RECONFIGURABLE WAFER-SCALE MEMORY
    BOUBEKEUR, A
    SAUCIER, G
    TRILHE, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (10) : 1423 - 1432