Wafer-Scale Al Junction Technology for Superconducting Quantum Circuits

被引:1
|
作者
Schmelz, Matthias [1 ]
Mutsenik, E. [1 ]
Bravin, S. [1 ]
Sultanov, A. [1 ]
Ziegler, M. [1 ]
Huebner, U. [1 ]
Peiselt, K. [1 ,2 ]
Mechold, S. [1 ]
Oelsner, G. [1 ]
Kunert, J. [1 ,3 ]
Stolz, R. [1 ,4 ,5 ]
机构
[1] Leibniz Inst Photon Technol, D-07745 Jena, Germany
[2] Supracon AG, D-07751 Jena, Germany
[3] FLUXONICS, D-34121 Kassel, Germany
[4] Tech Univ Ilmenau, D-98693 Ilmenau, Germany
[5] FLUXONICS, D-98693 Ilmenau, Germany
关键词
Junctions; Josephson junctions; Temperature measurement; Resists; Qubit; Fabrication; Resistance; Al Josephson junctions; circuits fabrication; deep sub-micrometer junctions; Manhattan junction technology; superconducting qubits; transmon qubit;
D O I
10.1109/TASC.2024.3350580
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Josephson tunnel junctions represent a key element in superconducting electronics and quantum circuits. For many years, shadow evaporation by means of Dolan-type bridges has been the state-of-the-art for deep sub- micrometer sized structures. Increasing demand in the number of Josephson junctions, e.g., in qubit circuits and travelling wave parametric amplifiers, requests for a wafer-scale fabrication process with precise control of junction parameters and have led to an advanced lift-off technique called Manhattan-type junction technology in recent years. Herein, we report on the development of a 100 mm wafer-scale fabrication technology for deep sub-micrometer sized Al Josephson junctions with linear dimensions down to 180 nm. The critical current I-C of the junctions ranges from about 10 to 120 nA scaling with their linear dimensions. Low temperature transport measurements as well as room-temperature characterization has been used for I-C and process homogeneity determination of series arrays of up to 50 Josephson junctions. We discuss technology parameters such as yield, on-chip and on-wafer reproducibility of the junction's critical currents as well as main process limitations. Moreover, we present experimental results on the characterization of first transmon-type qubits fabricated using this technology.
引用
收藏
页码:1 / 5
页数:5
相关论文
共 50 条
  • [21] Wafer-Scale Processing of Aligned Carbon Nanotubes for Future Integrated Circuits
    Zhou, Chongwu
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 537 - 540
  • [22] Emerging MoS2 Wafer-Scale Technique for Integrated Circuits
    Zimeng Ye
    Chao Tan
    Xiaolei Huang
    Yi Ouyang
    Lei Yang
    Zegao Wang
    Mingdong Dong
    Nano-Micro Letters, 2023, 15 (03) : 135 - 176
  • [23] Emerging MoS2 Wafer-Scale Technique for Integrated Circuits
    Zimeng Ye
    Chao Tan
    Xiaolei Huang
    Yi Ouyang
    Lei Yang
    Zegao Wang
    Mingdong Dong
    Nano-Micro Letters, 2023, 15
  • [24] Integrated Photonic Circuits on Wafer-Scale Diamond-on-Insulator Substrates
    Rath, Patrik
    Nebel, Christoph
    Wild, Christoph
    Pernice, Wolfram H. P.
    2013 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2013,
  • [25] Wafer-scale fabrication of isolated luminescent silicon quantum dots using standard CMOS technology
    Zhou, Jingjian
    Pevere, Federico
    Gatty, Hithesh K.
    Linnros, Jan
    Sychugov, Ilya
    NANOTECHNOLOGY, 2020, 31 (50)
  • [26] Doubling the superconducting transition temperature of ultraclean wafer-scale aluminum nanofilms
    Yeh, Ching-Chen
    Do, Thi-Hien
    Liao, Pin-Chi
    Hsu, Chia-Hung
    Tu, Yi-Hsin
    Lin, Hsin
    Chang, T. -R.
    Wang, Siang-Chi
    Gao, Yu-Yao
    Wu, Yu-Hsun
    Wu, Chu-Chun
    Lai, Yu An
    Martin, Ivar
    Lin, Sheng-Di
    Panagopoulos, Christos
    Liang, Chi-Te
    PHYSICAL REVIEW MATERIALS, 2023, 7 (11)
  • [27] ELECTRON-BEAM CUSTOMIZATION, REPAIR, AND TESTING OF WAFER-SCALE CIRCUITS
    SHAVER, DC
    SOLID STATE TECHNOLOGY, 1984, 27 (02) : 135 - 139
  • [28] Integration Technology for Superconducting Quantum Circuits
    Kawabata, Shiro
    2024 IEEE SILICON NANOELECTRONICS WORKSHOP, SNW 2024, 2024, : 9 - 10
  • [29] Toward wafer-scale diamond nano- and quantum technologies
    Nelz, Richard
    Goerlitz, Johannes
    Herrmann, Dennis
    Slablab, Abdallah
    Challier, Michel
    Radtke, Mariusz
    Fischer, Martin
    Gsell, Stefan
    Schreck, Matthias
    Becher, Christoph
    Neu, Elke
    APL MATERIALS, 2019, 7 (01)
  • [30] Scientists Demonstrate Wafer-Scale Graphene-On-Silicon Technology
    不详
    MICROWAVES & RF, 2009, 48 (11) : 22 - 22