Wafer-Scale Al Junction Technology for Superconducting Quantum Circuits

被引:1
|
作者
Schmelz, Matthias [1 ]
Mutsenik, E. [1 ]
Bravin, S. [1 ]
Sultanov, A. [1 ]
Ziegler, M. [1 ]
Huebner, U. [1 ]
Peiselt, K. [1 ,2 ]
Mechold, S. [1 ]
Oelsner, G. [1 ]
Kunert, J. [1 ,3 ]
Stolz, R. [1 ,4 ,5 ]
机构
[1] Leibniz Inst Photon Technol, D-07745 Jena, Germany
[2] Supracon AG, D-07751 Jena, Germany
[3] FLUXONICS, D-34121 Kassel, Germany
[4] Tech Univ Ilmenau, D-98693 Ilmenau, Germany
[5] FLUXONICS, D-98693 Ilmenau, Germany
关键词
Junctions; Josephson junctions; Temperature measurement; Resists; Qubit; Fabrication; Resistance; Al Josephson junctions; circuits fabrication; deep sub-micrometer junctions; Manhattan junction technology; superconducting qubits; transmon qubit;
D O I
10.1109/TASC.2024.3350580
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Josephson tunnel junctions represent a key element in superconducting electronics and quantum circuits. For many years, shadow evaporation by means of Dolan-type bridges has been the state-of-the-art for deep sub- micrometer sized structures. Increasing demand in the number of Josephson junctions, e.g., in qubit circuits and travelling wave parametric amplifiers, requests for a wafer-scale fabrication process with precise control of junction parameters and have led to an advanced lift-off technique called Manhattan-type junction technology in recent years. Herein, we report on the development of a 100 mm wafer-scale fabrication technology for deep sub-micrometer sized Al Josephson junctions with linear dimensions down to 180 nm. The critical current I-C of the junctions ranges from about 10 to 120 nA scaling with their linear dimensions. Low temperature transport measurements as well as room-temperature characterization has been used for I-C and process homogeneity determination of series arrays of up to 50 Josephson junctions. We discuss technology parameters such as yield, on-chip and on-wafer reproducibility of the junction's critical currents as well as main process limitations. Moreover, we present experimental results on the characterization of first transmon-type qubits fabricated using this technology.
引用
收藏
页码:1 / 5
页数:5
相关论文
共 50 条
  • [1] Improving wafer-scale Josephson junction resistance variation in superconducting quantum coherent circuits
    Kreikebaum, J. M.
    O'Brien, K. P.
    Morvan, A.
    Siddiqi, I
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2020, 33 (06):
  • [2] Wafer-Scale Fabrication Technologies for Integrated Superconducting Quantum Circuits
    Kaczmarek, L.
    Schmelz, M.
    Peiselt, K.
    Sultanov, A.
    Mutsenik, E.
    Oelsner, G.
    Stolz, R.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2025, 35 (05)
  • [3] Enabling 300 mm Wafer-Scale Fabrication of Superconducting Quantum Devices
    Bhatia, Ekta
    Frost, Hunter
    Pieniazek, Nicholas
    Nalaskowski, Jakub
    Mucci, John
    Collison, Wenli
    Martinick, Brian
    Telhu, Geevanie
    Egan, Bryan
    Olson, Stephen
    Hung, Pui-Yee
    Wells, Ilyssa
    Johnson, Corbet
    Murray, Thomas
    Musick, Kevin
    Rao, Satyavolu Papa
    2024 35TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, ASMC, 2024,
  • [4] Simulation of Wafer-Scale GTO Thyristors in Circuits
    Johnson, C. Mark
    Palmer, Patrick R.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 1991, 6 (02) : 308 - 313
  • [5] CONFERENCE SPOTLIGHTS WORK ON WAFER-SCALE CIRCUITS
    BURSKY, D
    ELECTRONIC DESIGN, 1990, 38 (04) : 34 - +
  • [6] TESTING OF INTERCONNECTION CIRCUITS IN WAFER-SCALE ARRAYS
    CHOI, YH
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (06): : 482 - 488
  • [7] Electron beam testing of wafer-scale integrated circuits
    Heiland, Robert
    Fox, Fred
    Goerlich, Siegfried
    Microelectronic Engineering, 1990, 12 (1-4) : 259 - 266
  • [8] Wafer-Scale MgB2 Superconducting Devices
    Kim, Changsub
    Bell, Christina
    Evans, Jake M.
    Greenfield, Jonathan
    Batson, Emma
    Berggren, Karl K.
    Lewis, Nathan S.
    Cunnane, Daniel P.
    ACS NANO, 2024, 18 (40) : 27782 - 27792
  • [9] SILICON HYBRID WAFER-SCALE PACKAGE TECHNOLOGY
    JOHNSON, RW
    DAVIDSON, JL
    JAEGER, RC
    KERNS, DV
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 845 - 851
  • [10] Predicting Yield of Photonic Circuits With Wafer-scale Fabrication Variability
    Bogaerts, Wim
    Xing, Yufei
    Ye, Yinghao
    Khan, Umar
    Dong, Jiaxing
    Geessels, Joris
    Fiers, Martin
    Spina, Domenico
    Dhaene, Tom
    2019 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO 2019), 2019,