DRAM DEMAND OUTRACES SUPPLY AS DESIGNERS MOVE TO 1-MBIT PARTS

被引：0
|
作者：
MAYER, JH
机构：
来源：
COMPUTER DESIGN | 1988年 / 27卷 / 09期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：89 / &
相关论文
共 24 条
  • [21] 1-MBIT DRAM CONTROLLER SHUNS COMPLEX TIMING AND PROTOCOL TO STREAMLINE HIGH-SPEED SYSTEMS
    AMITAI, Z
    ELECTRONIC DESIGN, 1986, 34 (10) : 239 - &
  • [22] 1-Mbit 3-D DRAM Using a Monolithically Stacked Structure of a Si CMOS and Heterogeneous IGZO FETs
    Hirose, Takeya
    Okamoto, Yuki
    Komura, Yusuke
    Mizuguchi, Toshiki
    Saito, Toshihiko
    Ito, Minato
    Kimura, Kiyotaka
    Inoue, Hiroki
    Onuki, Tatsuya
    Ando, Yoshinori
    Sawai, Hiromi
    Murakawa, Tsutomu
    Kunitake, Hitoshi
    Kimura, Hajime
    Matsuzaki, Takanori
    Ikeda, Makoto
    Yamazaki, Shunpei
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 236 - 242
  • [23] A 1-Mbit Fully Logic-Compatible 3T Gain-Cell Embedded DRAM in 16-nm FinFET
    Giterman, Robert
    Shalom, Amir
    Burg, Andreas
    Fish, Alexander
    Teman, Adam
    IEEE SOLID-STATE CIRCUITS LETTERS, 2020, 3 : 110 - 113
  • [24] Heterogeneous Oxide Semiconductor FETs Comprising Planar FET and Vertical Channel FETs Monolithically Stacked on Si CMOS, Enabling 1-Mbit 3D DRAM
    Inoue, Hiraki
    Hirose, Takeya
    Mizuguchi, Toshiki
    Komura, Yusuke
    Saito, Toshihiko
    Ito, Minato
    Kimura, Kiyotaka
    Onuki, Tatsuya
    Ando, Yoshinori
    Sawai, Hiromi
    Murakawa, Tsutomu
    Kunitake, Hitoshi
    Matsuzaki, Takanori
    Kimura, Hajime
    Ikeda, Makoto
    Yamazaki, Shunpei
    2024 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW, 2024,
123