Optimal Chip Layout on a Printed Circuit Board Using Design Sensitivity Analysis of Subdomain Configuration

被引:1
|
作者
Joo, Seo Jin [1 ]
Kwak, Byung Man [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Mech Engn, 373-1 Kusong Dong, Taejon 305701, South Korea
关键词
D O I
10.1115/1.2792105
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A chip layout problem is formulated as a new class of shape optimal design called a subdomain optimization, where the chips correspond to subdomains whose configuration and location are to be decided. Shape design sensitivity analysis for a perturbed subdomain is made based on the concept of material derivative and adjoint system. Introducing a suitable category of design velocity fields, the change of the configuration is adequately describable. Sensitivities and optimal positions of chips on a printed circuit board are obtained and their accuracy discussed.
引用
收藏
页码:275 / 280
页数:6
相关论文
共 50 条
  • [41] Analysis of Feedback in Converter using Coreless Printed Circuit Board Transformer
    Majid, A.
    Saleem, J.
    Kotte, H. B.
    Ambatipudi, R.
    Haller, S.
    Bertilsson, K.
    INTERNATIONAL AEGEAN CONFERENCE ON ELECTRICAL MACHINES AND POWER ELECTRONICS & ELECTROMOTION JOINT CONFERENCE, 2011, : 601 - 604
  • [42] Chip network based on electro-optical printed circuit board
    College of Optoelectronics Science and Engineering, Huazhong University of Science and Technology, Wuhan 430074, China
    Huazhong Ligong Daxue Xuebao, 2007, SUPPL. 1 (5-7+15):
  • [43] A W-Band Chip-to-Printed Circuit Board Interconnect
    Deutschmann, Bjoern
    Jacob, Arne F.
    PROCEEDINGS OF THE 2020 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2020, : 1039 - 1042
  • [44] Printed Circuit Board-Based Polymerase Chain Reaction Chip
    Park, Chan-Young
    Kim, Jong-Dae
    Ku, Ja-Hun
    Kim, Yu-Seop
    Song, Hye-Jeong
    Kim, Jongwon
    SENSOR LETTERS, 2012, 10 (5-6) : 1197 - 1202
  • [45] Analysis of Fractures of Printed Circuit Board Traces
    Nail, Carl
    Rice, Larry
    ISTFA 2012: CONFERENCE PROCEEDINGS FROM THE 38TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2012, : 365 - 369
  • [46] Crosstalk Analysis and Suppression on Printed Circuit Board
    Zhao Lianqing
    Zeng Shuying
    PROCEEDINGS OF 2009 INTERNATIONAL CONFERENCE ON INFORMATION, ELECTRONIC AND COMPUTER SCIENCE, VOLS I AND II, 2009, : 695 - 698
  • [47] An Electromechanical Approach to a Printed Circuit Board Design Course
    Dankovic, Danijel
    Vracar, Ljubomir
    Prijic, Aneta
    Prijic, Zoran
    IEEE TRANSACTIONS ON EDUCATION, 2013, 56 (04) : 470 - 477
  • [48] Electrical Overstress Estimation for Printed Circuit Board Design
    Kukal, Taranjit S.
    Mathur, Ashish
    Ahuja, Jasleen Kaur
    Mohan, Siddharth
    2020 ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM (RAMS 2020), 2020,
  • [49] AUTOMATING THE PRINTED-CIRCUIT BOARD DESIGN PROCESS
    JACKOWAY, G
    HEWLETT-PACKARD JOURNAL, 1988, 39 (01): : 68 - 71
  • [50] Constraints-driven printed circuit board design
    不详
    ELECTRONIC ENGINEERING, 1999, 71 (870): : 48 - 48