DIGIT-SERIAL PROCESSING TECHNIQUES

被引：69

作者：

HARTLEY, R ^{[1
]}

CORBETT, P ^{[1
]}

机构：

[1] PRINCETON UNIV,DEPT ELECT ENGN,PRINCETON,NJ 08544

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS | 1990年 / 37卷 / 06期

关键词：

D O I：

10.1109/31.55029

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes an architecture for hard-wired data flow algorithms which is based on the transmission of arithmetic data one digit at a time serially, and operations carried out digit-serially on that data. It is shown that digit-serial computation gives rise to particularly efficient chip designs, and that choice of digit-size allows the user to match throughput requirements to specifications. Details of the implementation of the individual operators as a cell-library of silicon CMOS circuits are given and mention is made of the software environment (silicon compiler) which allows the rapid translation of algorithms to integrated circuits. © 1990 IEEE

引用

页码：707 / 719

页数：13

共 50 条

[41] Design and FPGA implementation of digit-serial fir filters
Dawoud, DS
Masupe, S
2004 IEEE AFRICON: 7TH AFRICON CONFERENCE IN AFRICA, VOLS 1 AND 2: TECHNOLOGY INNOVATION, 2004, : 203 - 209
[42] Digit-serial DSP library for optimized FPGA configuration
Lee, HH
Sobelman, GE
IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 322 - 323
[43] General digit-serial normal basis multiplier with distributed overlap
Novotny, Martin
Schmidt, Jan
DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 94 - 101
[44] Digit-serial binary field multiplier based on Mastrovito multiplication
Chen, Gang
Bai, Guoqiang
Chen, Hongyi
Qinghua Daxue Xuebao/Journal of Tsinghua University, 2009, 49 (10): : 1684 - 1687
[45] Efficient implementation of digit-serial Montgomery modular multiplier architecture
Fatemi, Sahar
Zare, Maryam
Khavari, Amir Farzad
Maymandi-Nejad, Mohammad
IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (07) : 942 - 949
[46] A DIGIT-SERIAL ARCHITECTURE FOR GRAY-SCALE MORPHOLOGICAL FILTERING
LUCKE, L
CHAKRABARTI, C
IEEE TRANSACTIONS ON IMAGE PROCESSING, 1995, 4 (03) : 387 - 391
[47] DESIGN OF A SQUARE-ROOT ARCHITECTURE - DIGIT-SERIAL APPROACH
BASHAGHA, AE
IBRAHIM, MK
INTERNATIONAL JOURNAL OF ELECTRONICS, 1994, 76 (01) : 15 - 25
[48] Design and FPGA implementation of digit-serial modified booth multipliers
Satyanarayana, JH
Nowrouzian, B
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1996, 6 (05) : 485 - 501
[49] Two architectures of a general digit-serial normal basis multiplier
Novotny, Martin
Schmidt, Jan
DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 550 - +
[50] Digit-serial architecture for gray-scale morphological filtering
Lucke, Lori, 1600, IEEE, Piscataway, NJ, United States (04):

← 1 2 3 4 5 →